Power LDMOS transistor

Rev. 01 — 11 December 2008

Objective data sheet

1. Product profile

1.1 General description

A 1200 W LDMOS power transistor for broadcast applications and industrial applications in the HF to $500\,\mathrm{MHz}$ band.

Table 1. Production test information

Mode of operation	f	V _{DS}	P _L	Gp	η _D
	(MHz)	(V)	(W)	(dB)	(%)
pulsed RF	225	50	1200	24	70

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

1.2 Features

- Typical pulsed performance at frequency of 225 MHz, a supply voltage of 50 V and an I_{Dq} of 40 mA, a t_p of 100 μ s with δ of 20 %:
 - ◆ Output power = 1200 W
 - ◆ Power gain = 24 dB
 - ◆ Efficiency = 70 %
- Easy power control
- Integrated ESD protection
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (10 MHz to 500 MHz)
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

- Industrial, scientific and medical applications
- Broadcast transmitter applications



Power LDMOS transistor

2. Pinning information

Table 2. Pinning

	9	
Pin	Description	Simplified outline Graphic symbol
1	drain1	
2	drain2	1 2 1
3	gate1	5 3
4	gate2	3 4
5	source	11
		' 2
		sym117

^[1] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Package				
	Name	Description	Version		
BLF578	-	flanged balanced LDMOST ceramic package; 2 mounting holes; 4 leads	SOT539A		

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	110	V
V_{GS}	gate-source voltage		-0.5	+11	V
I_D	drain current		-	112	Α
T_{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	225	°C

Power LDMOS transistor

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-c)}$		T_{case} = 80 °C; P_{L} = 1200 W; t_{p} = 100 μs ; δ = 20 %	0.03	K/W

^[1] $R_{th(j-c)}$ is measured under RF conditions.

6. Characteristics

Table 6. DC characteristics

 $T_i = 25 \,^{\circ}C$; per section unless otherwise specified.


J	· ·	•				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 2.5 \text{ mA}$	110	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 500 \text{ mA}$	1.25	1.7	2.25	V
V_{GSq}	gate-source quiescent voltage	$V_{DS} = 50 \text{ V}; I_{D} = 20 \text{ mA}$	<tbd></tbd>	<tbd></tbd>	<tbd></tbd>	V
I _{DSS}	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 50 \text{ V}$	-	-	2.8	μΑ
I _{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	58	75	-	Α
I_{GSS}	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	280	nA
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 16.66 \text{ A}$	-	0.07	-	Ω
C _{rs}	feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 50 \text{ V};$ f = 1 MHz	-	3	-	pF
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 50 \text{ V};$ f = 1 MHz	-	403	-	pF
C _{oss}	output capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 50 \text{ V};$ f = 1 MHz	-	138	-	pF

Table 7. RF characteristics

Mode of operation: pulsed RF; t_p = 100 μ s; δ = 20 %; f = 225 MHz; RF performance at V_{DS} = 50 V; I_{Dq} = 40 mA; T_{case} = 25 °C; unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gp	power gain	P _L = 1200 W	<tbd></tbd>	24	<tbd></tbd>	dB
RLin	input return loss	P _L = 1200 W	<tbd></tbd>	25	-	dB
η_{D}	drain efficiency	P _L = 1200 W	<tbd></tbd>	70	-	%

Power LDMOS transistor




6.1 Ruggedness in class-AB operation

The BLF578 is capable of withstanding a load mismatch corresponding to VSWR = 13 : 1 through all phases under the following conditions: V_{DS} = 50 V; I_{Dq} = 40 mA; P_{L} = 1200 W pulsed; f = 225 MHz.

Power LDMOS transistor

7. Application information

7.1 Reliability



TTF (0.1 % failure fraction).

The reliability at pulsed conditions can be calculated as follows: TTF (0.1 %) \times 1/ $\delta.$

- (1) $T_j = 100 \, ^{\circ}C$
- (2) $T_j = 110 \,^{\circ}\text{C}$
- (3) $T_i = 120 \, ^{\circ}C$
- (4) $T_j = 130 \, ^{\circ}C$
- (5) $T_j = 140 \,^{\circ}\text{C}$
- (6) $T_j = 150 \,^{\circ}C$
- (7) $T_j = 160 \, ^{\circ}C$
- (8) $T_i = 170 \, ^{\circ}C$
- (9) $T_i = 180 \,^{\circ}\text{C}$
- (10) $T_i = 190 \,^{\circ}C$
- (11) $T_j = 200 \,^{\circ}C$

Fig 2. BLF578 electromigration (I_D, total device)

Power LDMOS transistor

8. Test information

8.1 Impedance information

Table 8. Typical impedance

Simulated Z_S and Z_L test circuit impedances.

f	Z _S	Z _L
MHz	Ω	Ω
225	3.2 + j2.6	3.7 – j0.2





Fig 3. Definition of transistor impedance

Power LDMOS transistor

8.2 RF performance


The following figures are measured in a class-AB production test circuit.

8.2.1 1-Tone CW pulsed



 V_{DS} = 50 V; I_{Dq} = 40 mA; f = 225 MHz; t_p = 100 $\mu s;$ δ = 20 %.





 V_{DS} = 50 V; f = 225 MHz; t_p = 100 μ s; δ = 20 %.


- (1) $I_{Dq} = 0 \text{ mA}$
- (2) $I_{Dq} = 20 \text{ mA}$
- (3) $I_{Dq} = 40 \text{ mA}$
- (4) $I_{Dq} = 80 \text{ mA}$
- (5) $I_{Dq} = 150 \text{ mA}$

Fig 5. Pulsed power gain as function of load power; typical values

7 of 14

BLF578 NXP Semiconductors


Power LDMOS transistor



 V_{DS} = 50 V; I_{Dq} = 40 mA; f = 225 MHz; t_p = 100 μs ; δ = 20 %.

- (1) $V_{DS} = 40 \text{ V}$
- (2) $V_{DS} = 45 \text{ V}$
- (3) $V_{DS} = 50 \text{ V}$

Pulsed power gain as function of load power; Fig 6. typical values



 V_{DS} = 50 V; I_{Dq} = 40 mA; f = 225 MHz; t_p = 100 μ s;

- (1) $P_{L(1dB)} = 61.1 dBm (1300 W)$
- (2) $P_{L(3dB)} = 61.5 \text{ dBm } (1425 \text{ W})$

Fig 7. Load Power as function of source power; typical values

8.3 Test circuit

Table 9. **List of components**

For production test circuit, see <u>Figure 8</u> and <u>Figure 9</u>. Printed-Circuit Board (PCB): Rogers 5880; $\varepsilon_r = 2.2$ F/m; height = 0.79 mm; Cu (top/bottom metallization); thickness copper plating = 35 µm.

Component	Description	Value		Remarks
C1, C2, C11, C12	multilayer ceramic chip capacitor	4.7 μF		TDK4532X7R1E475Mt020U
C2, C3, C27, C28	multilayer ceramic chip capacitor	100 nF		Murata X7R 250 V
C5, C7, C8, C21, C22	multilayer ceramic chip capacitor	1 nF	<u>[1]</u>	
C6	multilayer ceramic chip capacitor	30 pF	<u>[1]</u>	
C9, C10, C13, C15	multilayer ceramic chip capacitor	62 pF	<u>[1]</u>	
C14	multilayer ceramic chip capacitor	36 pF	<u>[1]</u>	
C16, C17	multilayer ceramic chip capacitor	24 pF	<u>[1]</u>	
C18	multilayer ceramic chip capacitor	30 pF	<u>[1]</u>	
C19	multilayer ceramic chip capacitor	27 pF	<u>[1]</u>	
C20	multilayer ceramic chip capacitor	9.1 pF	<u>[1]</u>	
C23	multilayer ceramic chip capacitor	13 pF	<u>[1]</u>	
C24	multilayer ceramic chip capacitor	16 pF	<u>[1]</u>	
C25, C26	electrolytic capacitor	220 μF; 63 V		
L1, L2	3 turns 1 mm copper wire	D = 2 mm; length = 3 mm		
L3, L12	stripline	-		(L \times W) 15 mm \times 2.4 mm
L4, L5, L10, L11	stripline	-		(L \times W) 47 mm \times 10 mm

© NXP B.V. 2008. All rights reserved.

Power LDMOS transistor


Table 9. List of components ...continued

For production test circuit, see Figure 8 and Figure 9.


Printed-Circuit Board (PCB): Rogers 5880; $\varepsilon_r = 2.2$ F/m; height = 0.79 mm; Cu (top/bottom metallization); thickness copper plating = 35 μ m.

Component	Description	Value	Remarks
L6, L7, L8, L9	stripline	-	(L \times W) 8 mm \times 15 mm
R1, R2	metal film resistor	2 Ω; 0.6 W	
R3, R4	metal film resistor	20 Ω; 0.6 W	
R5, R6	metal film resistor	1 Ω; 0.6 W	
T1, T2	semi rigid coax	50 Ω ; 58 mm	EZ-141-AL-TP-M17

[1] American Technical Ceramics type 100B or capacitor of same quality.



Power LDMOS transistor



BLF578 NXP Semiconductors

Package outline

Flanged balanced LDMOST ceramic package; 2 mounting holes; 4 leads

SOT539A




Fig 10. Package outline SOT539A

Power LDMOS transistor

10. Abbreviations

Table 10. Abbreviations

Acronym	Description
CW	Continuous Wave
EDGE	Enhanced Data rates for GSM Evolution
GSM	Global System for Mobile communications
HF	High Frequency
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
RF	Radio Frequency
TTF	Time To Failure
VSWR	Voltage Standing-Wave Ratio

11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF578_1	20081211	Objective data sheet	-	-

Power LDMOS transistor

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

BLF578_1 © NXP B.V. 2008. All rights reserved.

Power LDMOS transistor

14. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values
5	Thermal characteristics 3
6	Characteristics
6.1	Ruggedness in class-AB operation 4
7	Application information 5
7.1	Reliability 5
8	Test information 6
8.1	Impedance information 6
8.2	RF performance
8.2.1	1-Tone CW pulsed
8.3	Test circuit 8
9	Package outline
10	Abbreviations12
11	Revision history
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks 13
13	Contact information
14	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

