





3-STATE HEX BUFFERS

These devices are high speed hex buffers with 3-state outputs. They are organized as single 6-bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW.

When the Output Enable (E) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

**SN54/74LS365A
SN54/74LS366A
SN54/74LS367A
SN54/74LS368A**

**3-STATE HEX BUFFERS
LOW POWER SCHOTTKY**




ORDERING INFORMATION

SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXD SOIC

GUARANTEED OPERATING RANGES


Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

SN54/74LS365A • SN54/74LS366A SN54/74LS367A • SN54/74LS368A



TRUTH TABLE


INPUTS			OUTPUT
\bar{E}_1	\bar{E}_2	D	
L	L	L	L
L	L	H	H
H	X	X	(Z)
X	H	X	(Z)



TRUTH TABLE

INPUTS			OUTPUT
\bar{E}_1	\bar{E}_2	D	
L	L	L	H
L	L	H	L
H	X	X	(Z)
X	H	X	(Z)


SN54/74LS367A HEX 3-STATE BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INPUTS		OUTPUT
\bar{E}	D	
L	L	L
L	H	H
H	X	(Z)

SN54/74LS368A HEX 3-STATE INVERTER BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INPUTS		OUTPUT
\bar{E}	D	
L	L	H
L	H	L
H	X	(Z)

SN54/74LS365A • SN54/74LS366A SN54/74LS367A • SN54/74LS368A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.4	3.4	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
		74	2.4	3.1			
V_{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$
		74		0.35	0.5	V	$I_{OL} = 24 \text{ mA}$
I_{OZH}	Output Off Current HIGH			20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 2.7 \text{ V}$	
I_{OZL}	Output Off Current LOW			-20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0.4 \text{ V}$	
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	
				0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	
I_{IL}	Input LOW Current E Inputs D Inputs			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
				-20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.5 \text{ V}$ Either E Input at 2.0 V	
				-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$ Both E Inputs at 0.4 V	
I_{OS}	Short Circuit Current (Note 1)	-40		-225	mA	$V_{CC} = \text{MAX}$	
I_{CC}	Power Supply Current LS365A, 367A LS366A, 368A			24	mA	$V_{CC} = \text{MAX}$	
				21			

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$)

Symbol	Parameter	Limits						Unit	Test Conditions		
		LS365A/LS367A			LS366A/LS368A						
		Min	Typ	Max	Min	Typ	Max				
t_{PLH} t_{PHL}	Propagation Delay		10 9.0	16 22		7.0 12	15 18	ns	$C_L = 45 \text{ pF}$, $R_L = 667 \Omega$		
			19 24	35 40		18 28	35 45				
t_{PZH} t_{PZL}	Output Enable Time							ns			
t_{PHZ} t_{PLZ}	Output Disable Time			30 35			32 35	ns	$C_L = 5.0 \text{ pF}$		