




54F/74F40 Dual 4-Input NAND Buffer

General Description

This device contains two independent gates, each of which performs the logic NAND function.


Ordering Code: See Section 5

Logic Symbol




TL/F/9466-3

Pin Assignment for DIP, SOIC and Flatpak



TL/F/9466-1

Pin Assignment for LCC



TL/F/9466-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
A_n, B_n, C_n, D_n	Inputs	1.0/2.0	$20 \mu A / -1.2 mA$
\bar{O}_n	Outputs	600/106.6 (80)	$-12 mA / 64 mA (48 mA)$

Function Table

Inputs				Output
A	B	C	D	\bar{O}
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H
H	H	H	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = \text{Mil}$ $C_L = 50 pF$		$T_A, V_{CC} = \text{Com}$ $C_L = 50 pF$					
		Min	Typ	Max	Min	Max	Min	Max				
t_{PLH}	Propagation Delay A_n, B_n, C_n, D_n to \bar{O}_n	2.0 1.5	3.0 2.5	6.0 5.0			1.5 1.0	7.0 5.5	ns	2-3		