
TL497A 500-mA PEAK STEP-UP, STEP-DOWN, INVERTING SWITCHING VOLTAGE REGULATOR

SLVS009F - JUNE 1976 - REVISED FEBRUARY 2005



- Peak Switch Current . . . 500 mA
- Input Current Limit Protection
- TTL-Compatible Inhibit
- Adjustable Output Voltage
- Input Regulation . . . 0.2% Typ
- Output Regulation . . . 0.4% Typ
- Soft Start-Up Capability
- Can be Used in Buck, Boost, and Inverting Configurations

COMP INPUT 1 14 V_{CC} INHIBIT 2 13 CUR LIM SENS FREQ CONTROL 3 12 BASE DRIVE† SUBSTRATE 4 11 BASE† GND 5 10 COL OUT CATHODE 6 9 NC ANODE 7 8 EMIT OUT

D, N, OR PW PACKAGE

NC - No internal connection

description/ordering information

The TL497A incorporates all the active functions required in the construction of switching voltage regulators. It also can be used as the control element to drive external components for high-power-output applications. The TL497A was designed for ease of use in step-up, step-down, or voltage-inversion applications requiring high efficiency.

The TL497A is a fixed-on-time variable-frequency switching-voltage-regulator control circuit. The switch-on time is programmed by a single external capacitor connected between FREQ CONTROL and GND. This capacitor, C_T , is charged by an internal constant-current generator to a predetermined threshold. The charging current and the threshold vary proportionally with V_{CC} . Thus, the switch-on time remains constant over the specified range of input voltage (4.5 V to 12 V). Typical on times for various values of C_T are as follows:

| TIMING CAPACITOR, C _T (pF) | 200 | 250 | 350 | 400 | 500 | 750 | 1000 | 1500 | 2000 |
|---------------------------------------|-----|-----|-----|-----|-----|-----|------|------|------|
| ON TIME (μs) | 19 | 22 | 26 | 32 | 44 | 56 | 80 | 120 | 180 |

The output voltage is controlled by an external resistor ladder network (R1 and R2 in Figures 1, 2, and 3) that provides a feedback voltage to the comparator input. This feedback voltage is compared to the reference voltage of 1.2 V (relative to SUBSTRATE) by the high-gain comparator. When the output voltage decays below the value required to maintain 1.2 V at the comparator input, the comparator enables the oscillator circuit, which charges and discharges C_T as described above. The internal pass transistor is driven on during the charging of C_T . The internal transistor can be used directly for switching currents up to 500 mA. Its collector and emitter are uncommitted, and it is current driven to allow operation from the positive supply voltage or ground. An internal Schottky diode matched to the current characteristics of the internal transistor also is available for blocking or commutating purposes. The TL497A also has on-chip current-limit circuitry that senses the peak currents in the switching regulator and protects the inductor against saturation and the pass transistor against overstress. The current limit is adjustable and is programmed by a single sense resistor, R_{CL} , connected between V_{CC} and CUR LIM SENS. The current-limit circuitry is activated when 0.7 V is developed across R_{CL} . External gating is provided by the INHIBIT input. When the INHIBIT input is high, the output is turned off.

Simplicity of design is a primary feature of the TL497A. With only six external components (three resistors, two capacitors, and one inductor), the TL497A operates in numerous voltage-conversion applications (step-up, step-down, invert) with as much as 85% of the source power delivered to the load. The TL497A replaces the TL497 in all applications.

The TL497AC is characterized for operation from 0° C to 70° C. The TL497AI is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




[†]BASE (11) and BASE DRIVE (12) are used for device testing only. They normally are not used in circuit applications of the device.

AVAILABLE OPTIONS

| | PA | CHIP | | |
|---------------|----------------------|--------------------|---------------------------------|-------------|
| TA | SMALL-OUTLINE (D) | PLASTIC DIP (N) | SHRINK SMALL-OUTLINE (PW) | FORM (Y) |
| 0°C to 70°C | TL497ACD | TL497ACN | TL497ACPW | TL497AY |
| -40°C to 85°C | TL497AID | TL497AIN | _ | _ |

The D and PW packages are only taped and reeled. Add the suffix R to the device type (e.g., TL497ACPWR). Chip forms are tested at 25°C.

functional block diagram



†BASE and BASE DRIVE are used for device testing only. They normally are not used in circuit applications of the device.

TL497A 500-mA PEAK STEP-UP, STEP-DOWN, INVERTING SWITCHING VOLTAGE REGULATOR

SLVS009F - JUNE 1976 - REVISED FEBRUARY 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} (see Note 1) | | 15 V |
|--|-------------|----------------|
| Output voltage, VO | | |
| Input voltage, V _I (COMP INPUT) | | |
| Input voltage, V _I (INHIBIT) | | |
| Diode reverse voltage | | 35 V |
| Power switch current | | 750 mA |
| Diode forward current | | 750 mA |
| Package thermal impedance, θ _{JA} (see Notes 2 and 3) | : D package | 86°C/W |
| • | N package | 101°C/W |
| | PW package | 113°C/W |
| Lead temperature 1,6 mm (1/16 inch) from case for 60 |) seconds | 260°C |
| Storage temperature range, T _{stq} | | -65°C to 150°C |

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except diode voltages, are with respect to network ground terminal.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

| | | | MIN | MAX | UNIT | | |
|--|--|--|-------------------|-----|------|--|--|
| Supply voltage, V _{CC} | 4.5 | 12 | V | | | | |
| High-level input voltage, VIH | INHIBIT pin | | 2.5 | | V | | |
| Low-level input voltage, V _{IL} | INHIBIT pin | | | 8.0 | V | | |
| | Step-up configuration (see Figure 1) | Step-up configuration (see Figure 1) | | | | | |
| Output voltage | Step-down configuration (see Figure 2) | Step-down configuration (see Figure 2) | | | | | |
| | Inverting regulator (see Figure 3) | | -V _{ref} | -25 | | | |
| Power switch current | · | | | 500 | mA | | |
| Diode forward current | | 500 | mA | | | | |
| Operating free-air temperature rang | 0 | 70 | °C | | | | |
| Operating free-all temperature rang | ⊏, ≀Д | TL497AI | -40 | 85 | C | | |

TL497A 500-mA PEAK STEP-UP, STEP-DOWN, INVERTING SWITCHING VOLTAGE REGULATOR

SLVS009F – JUNE 1976 – REVISED FEBRUARY 2005

electrical characteristics over recommended operating conditions, $V_{CC} = 6 \text{ V}$ (unless otherwise noted)


| | | | _ + | 1 | L497AC | ; | | | | | |
|-----------------------------------|---------------------------|-------------------------|------------------|------|--------|------|------|------|------|------|--|
| PARAMETER | TEST CO | ONDITIONS | T _A † | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | UNIT | |
| High-level input current, INHIBIT | V _{I(I)} = 5 V | | Full range | | 0.8 | 1.5 | | 0.8 | 1.5 | mA | |
| Low-level input current, INHIBIT | V _{I(I)} = 0 V | | Full range | | 5 | 10 | | 5 | 20 | μΑ | |
| Comparator reference voltage | V _I = 4.5 V to | 6 V | Full range | 1.08 | 1.2 | 1.32 | 1.14 | 1.2 | 1.26 | V | |
| Comparator input bias current | V _I = 6 V | | Full range | | 40 | 100 | | 40 | 100 | μΑ | |
| 0 11 11 11 | | I _O = 100 mA | 25°C | | 0.13 | 0.2 | | 0.13 | 0.2 | ., | |
| Switch on-state voltage | V _I = 4.5 V | $I_0 = 500 \text{ mA}$ | Full range | | | 0.85 | | | 1 | V | |
| | | | 25°C | | 10 | 50 | | 10 | 50 | | |
| Switch off-state current | $V_1 = 4.5 V$ | VO = 30 V | Full range | | | 200 | | | 500 | μΑ | |
| Sense voltage, CUR LIM SENS | V _I = 6 V | | 25°C | 0.45 | | 1 | 0.45 | | 1 | V | |
| | I _O = 10 mA | | Full range | | 0.75 | 0.85 | | 0.75 | 0.95 | | |
| Diode forward voltage | $I_{O} = 100 \text{ m/s}$ | 4 | Full range | | 0.9 | 1 | | 0.9 | 1.1 | V | |
| | $I_{O} = 500 \text{ m/s}$ | 4 | Full range | | 1.33 | 1.55 | | 1.33 | 1.75 | | |
| D'a da manana and ta ma | ΙΟ = 500 μΑ | | Full range | | | | 30 | | | | |
| Diode reverse voltage | $I_{O} = 200 \mu A$ | | Full range | 30 | | | | | | ٧ | |
| | | | 25°C | | 11 | 14 | | 11 | 14 | | |
| On-state supply current | | | | | | 15 | | _ | 16 | mA | |
| 0" -1-1 | | | 25°C | | 6 | 9 | | 6 | 9 | 4 | |
| Off-state supply current | | | Full range | | | 10 | | | 11 | mA | |

[†]Full range is 0°C to 70°C for the TL497AC and -40°C to 85°C for the TL497AI.

electrical characteristics over recommended operating conditions, V_{CC} = 6 V, T_A = 25°C (unless otherwise noted)

| DADAMETED | TEGT CONDITIONS | TL497AY | | |
|-----------------------------------|--|-------------|------|--|
| PARAMETER | TEST CONDITIONS | MIN TYP MAX | UNIT | |
| High-level input current, INHIBIT | V _{I(I)} = 5 V | 0.8 | mA | |
| Low-level input current, INHIBIT | V _{I(I)} = 0 V | 5 | μΑ | |
| Comparator reference voltage | V _I = 4.5 V to 6 V | 1.2 | V | |
| Comparator input bias current | V _I = 6 V | 40 | μΑ | |
| Switch on-state voltage | $V_I = 4.5 \text{ V}, \qquad I_O = 100 \text{ mA}$ | 0.13 | V | |
| Switch off-state current | $V_{I} = 4.5 \text{ V}, \qquad V_{O} = 30 \text{ V}$ | 10 | μΑ | |
| | I _O = 10 mA | 0.75 | | |
| Diode forward voltage | I _O = 100 mA | 0.9 | V | |
| | I _O = 500 mA | 1.33 | | |
| On-state supply current | | 11 | mA | |
| Off-state supply current | | 6 | mA | |

[‡] All typical values are at $T_A = 25$ °C.




EXTENDED POWER CONFIGURATION (using external transistor)

Ст

Figure 1. Positive Regulator, Step-Up Configurations

R2 = 1.2 kΩ $\stackrel{>}{\sim}$




DESIGN EQUATIONS

- \bullet $I_{(PK)} = 2I_{O} \max$
- L (μ H) = $\frac{V_I V_O}{I_{(PK)}} t_{ON}(\mu s)$

Choose L (50 to 500 μH), calculate t_{on} (10 to 150 μ s)


- $C_T(pF) \approx 12 t_{on}(\mu s)$
- R1 = $(V_O 1.2 \text{ V}) \text{ k}\Omega$






(using external transistor)

Figure 2. Positive Regulator, Step-Down Configurations



BASIC CONFIGURATION (Peak Switching Current = I_(PK) < 500 mA)



DESIGN EQUATIONS

$$\bullet I_{(PK)} = 2I_{O} \max \left[1 + \frac{|V_{O}|}{V_{I}} \right]$$

$$\bullet \quad L \ (\mu H) \ = \ \frac{V_I}{I_{(PK)}} t_{ON}(\mu s)$$

Choose L (50 to 500 μ H), calculate t_{on} (10 to 150 μ s)

•
$$C_T(pF) \approx 12 t_{OD}(\mu s)$$

• R1 =
$$(|V_{\Omega}| - 1.2 \text{ V}) \text{ k}\Omega$$


$$R_{CL} = \frac{0.5 \text{ V}}{I_{(PK)}}$$

$$C_{O} (\mu F) \approx t_{ON}(\mu s) \frac{\left[\begin{array}{c}V_{I}\\V_{O}\end{array}\right]^{I_{(PK)}} + I_{O}}{V_{ripple} (PK)}$$


(using external transistor)

Figure 3. Inverting Applications

[†]Use external catch diode, e.g., 1N4001, when building an inverting supply with the TL497A.



EXTENDED INPUT CONFIGURATION WITHOUT CURRENT LIMIT



CURRENT LIMIT FOR EXTENDED INPUT CONFIGURATION

Figure 4. Extended Input Voltage Range (V_I > 12 V)





24-Aug-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| TL497ACD | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL497AC | Samples |
| TL497ACDR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL497AC | Samples |
| TL497ACN | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | TL497ACN | Samples |
| TL497ACNE4 | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | TL497ACN | Samples |
| TL497ACNSR | ACTIVE | so | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL497A | Samples |
| TL497ACPWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T497A | Samples |
| TL497AID | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TL497AI | Samples |
| TL497AIDR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TL497AI | Samples |
| TL497AIN | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | TL497AIN | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

24-Aug-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TL497ACDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL497ACNSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| TL497ACPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TL497AIDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TL497ACDR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| TL497ACNSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| TL497ACPWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| TL497AIDR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.