

Matched N-Channel JFET Pairs

PRODUCT SUMMARY

Part Number	$V_{GS(off)}$ (V)	$V_{(BR)GSS}$ Min (V)	g_{fs} Min (mS)	I_G Typ (pA)	$ V_{GS1} - V_{GS2} $ Max (mV)
2N5564	-0.5 to -3	-40	7.5	-3	5
2N5565	-0.5 to -3	-40	7.5	-3	10
2N5566	-0.5 to -3	-40	7.5	-3	20

FEATURES

- Two-Chip Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 3 pA
- Low Noise: 12 nV/ $\sqrt{\text{Hz}}$ @ 10 Hz
- Good CMRR: 76 dB
- Minimum Parasitics

BENEFITS

- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signals
- Maximum High Frequency Performance

APPLICATIONS


- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High-Speed Comparators
- Impedance Converters
- Matched Switches

DESCRIPTION

The 2N5564/5565/5566 are matched pairs of JFETs mounted in a TO-71 package. This two-chip design reduces parasitics for good performance at high frequency while ensuring extremely tight matching. This series features high breakdown voltage ($V_{(BR)DSS}$ typically > 55 V), high gain (typically > 9 mS), and <5 mV offset between the two die.

The hermetically-sealed TO-71 package is available with full military processing (see Military Information).

For similar products see the low-noise U/SST401 series, and the low-leakage 2N5196/5197/5198/5199 data sheets.



ABSOLUTE MAXIMUM RATINGS

Gate-Drain, Gate-Source Voltage	-40 V
Gate-Gate Voltage	± 80 V
Gate Current	50 mA
Lead Temperature (1/16" from case for 10 sec.)	300 °C
Storage Temperature	-65 to 200°C

Operating Junction Temperature

-55 to 150°C

Power Dissipation : Per Side^a

325 mW

Total^b

650 mW

Notes

a. Derate 2.6 mW/°C above 25°C

b. Derate 5.2 mW/°C above 25°C

SPECIFICATIONS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)







Parameter	Symbol	Test Conditions	Typ ^a	Limits						Unit	
				2N5564		2N5565		2N5566			
				Min	Max	Min	Max	Min	Max		
Static											
Gate-Source Breakdown Voltage	$V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	-55	-40		-40		-40		V	
Gate-Source Cutoff Voltage	$V_{GS(\text{off})}$	$V_{DS} = 15 \text{ V}, I_D = 1 \text{ nA}$	-2	-0.5	-3	-0.5	-3	-0.5	-3		
Saturation Drain Current ^b	I_{DSS}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	20	5	30	5	30	5	30	mA	
Gate Reverse Current	I_{GSS}	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	-5		-100		-100		-100	pA	
		$T_A = 150^\circ\text{C}$	-10		-200		-200		-200	nA	
Gate Operating Current ^c	I_G	$V_{DG} = 15 \text{ V}, I_D = 2 \text{ mA}$	-3							pA	
		$T_A = 125^\circ\text{C}$	-1							nA	
Drain-Source On-Resistance	$r_{DS(\text{on})}$	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	50		100		100		100	Ω	
Gate-Source Voltage ^c	V_{GS}	$V_{DG} = 15 \text{ V}, I_D = 2 \text{ mA}$	-1.2							V	
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 2 \text{ mA}, V_{DS} = 0 \text{ V}$	0.7		1		1		1		
Dynamic											
Common-Source Forward Transconductance	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 2 \text{ mA}$ $f = 1 \text{ kHz}$	9	7.5	12.5	7.5	12.5	7.5	12.5	mS	
Common-Source Output Conductance	g_{os}		35		45		45		45	μS	
Common-Source Forward Transconductance ^d	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 2 \text{ mA}$ $f = 100 \text{ MHz}$	8.5	7		7		7		mS	
Common-Source Input Capacitance	C_{iss}	$V_{DS} = 15 \text{ V}, I_D = 2 \text{ mA}$ $f = 1 \text{ MHz}$	10		12		12		12	pF	
Common-Source Reverse Transfer Capacitance	C_{rss}		2.5		3		3		3		
Equivalent Input Noise Voltage	e_n	$V_{DS} = 15 \text{ V}, I_D = 2 \text{ mA}$ $f = 10 \text{ Hz}$	12		50		50		50	$\text{nV}/\sqrt{\text{Hz}}$	
Noise Figure	NF	$R_G = 10 \text{ M}\Omega$			1		1		1	dB	
Matching											
Differential Gate-Source Voltage	$ V_{GS1}-V_{GS2} $	$V_{DG} = 15 \text{ V}, I_D = 2 \text{ mA}$			5		10		20	mV	
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta V_{GS1}-V_{GS2} }{\Delta T}$	$V_{DG} = 15 \text{ V}, I_D = 2 \text{ mA}$ $T_A = -55 \text{ to } 125^\circ\text{C}$			10		25		50	$\mu\text{V}/^\circ\text{C}$	
Saturation Drain Current Ratio ^c	$\frac{I_{DSS1}}{I_{DSS2}}$	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	0.98	0.95	1	0.95	1	0.95	1		
Transconductance Ratio	$\frac{g_{fs1}}{g_{fs2}}$	$V_{DS} = 15 \text{ V}, I_D = 2 \text{ mA}$ $f = 1 \text{ kHz}$	0.98	0.95	1	0.90	1	0.90	1		
Common Mode Rejection Ratio ^c	CMRR	$V_{DG} = 10 \text{ to } 20 \text{ V}$ $I_D = 2 \text{ mA}$	76							dB	







Notes







- a. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- b. Pulse test: $PW \leq 300 \mu\text{s}$ duty cycle $\leq 3\%$.
- c. This parameter not registered with JEDEC.
- d. Not a production test.

NCBD

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)


TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?70254>.



Legal Disclaimer Notice

Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.