

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

DESCRIPTION

The M74LS109AP is a semiconductor integrated circuit containing 2 J-K positive edge-triggered flip-flop circuits with discrete terminals for clock input T, inputs J and K, and direct set and reset inputs S_D and R_D.

FEATURES

- Positive edge-triggering
- Each flip-flop can be used independently
- Direct set and reset inputs
- J and K inputs
- Q and Q̄ outputs
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer equipment.


FUNCTIONAL DESCRIPTION

When T changes from low to high, the J and K signals immediately before the change emerge in outputs Q and Q̄ in accordance with the function table. By using S_D and R_D, this IC can be made into a direct R-S flip-flop. When both S_D and R_D are low, Q = Q̄ = high. However, when both of them change to high at the same time, the status of Q and Q̄ cannot be anticipated. For use as a J-K flip-flop, S_D and R_D must be kept in high. By connecting J and K, this IC can be used as a D-type flip-flop.

FUNCTION TABLE (Note 1)


S _D	R _D	T	J	K	Q	Q̄
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	L	X	X	Q ⁰	Q̄ ⁰
H	H	↑	L	L	L	H
H	H	↑	H	L		Toggle
H	H	↑	L	H	Q ⁰	Q̄ ⁰
H	H	↑	H	H	H	L

PIN CONFIGURATION (TOP VIEW)



Outline 16P4

LOGIC DIAGRAM (EACH FLIP-FLOP)



Note 1 ↑ : Transition from low to high-level (positive edge trigger)

Q⁰ : Level of Q before the indicated steady-state input conditions were established.

Q̄⁰ : Level of Q̄ before the indicated steady-state input conditions were established.

Toggle : complement of previous state with ↑ transition of output

X : Irrelevant

* : Q = Q̄ = high when S̄D = R̄D = low and so when both S̄D and R̄D are set high, the status of Q and Q̄ cannot be anticipated.

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage		-0.5 ~ + 7	V
V _I	Input voltage		-0.5 ~ + 5.5	V
V _O	Output voltage	High-level state	-0.5 ~ V _{CC}	V
T _{opr}	Operating free-air ambient temperature range		-20 ~ + 75	°C
T _{stg}	Storage temperature range		-65 ~ + 150	°C

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
I_{OH}	High-level output current	$V_{OH} \geq 2.7\text{V}$	0	-400	μA
I_{OL}	Low-level output current	$V_{OL} \leq 0.4\text{V}$	0	4	mA
		$V_{OL} \leq 0.5\text{V}$	0	8	mA

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ *	Max	Min	Typ *	Max	
V_{IH}	High-level input voltage				2			V
V_{IL}	Low-level input voltage						0.8	V
V_{IC}	Input clamp voltage	$V_{CC} = 4.75\text{V}$, $I_{IC} = -18\text{mA}$					-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = 4.75\text{V}$, $V_I = 0.8\text{V}$ $V_I = 2\text{V}$, $I_{OH} = -400\mu\text{A}$	2.7	3.4				V
V_{OL}	Low-level output voltage	$V_{CC} = 4.75\text{V}$	$I_{OL} = 4\text{mA}$		0.25	0.4		V
		$V_I = 0.8\text{V}$, $V_I = 2\text{V}$	$I_{OL} = 8\text{mA}$		0.35	0.5		V
I_{IH}	High-level input current	J, K, T S_D , R_D	$V_{CC} = 5.25\text{V}$, $V_I = 2.7\text{V}$			20		μA
		J, K, T S_D , R_D	$V_{CC} = 5.25\text{V}$, $V_I = 10\text{V}$			40		
I_{IL}	Low-level input current	J, K, T S_D , R_D	$V_{CC} = 5.25\text{V}$, $V_I = 0.4\text{V}$		0.1			mA
		J, K, T S_D , R_D			0.2			mA
I_{OS}	Short-circuit output current (Note 2)		$V_{CC} = 5.25\text{V}$, $V_O = 0\text{V}$	-20		-100		mA
I_{CC}	Supply current		$V_{CC} = 5.25\text{V}$, (Note 3)		4	8		mA

* : All typical values are at $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$


Note 2: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3: The supply current should be measured with Q and \bar{Q} alternately set high and with T set low during actual measurement.

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
f_{max}	Maximum clock frequency		25	45				MHz
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from T to Q, \bar{Q}				10	25		ns
t_{PHL}	High-to-low-level, low-to-high-level output propagation time, from T to Q, \bar{Q}		12	40				ns
t_{TPLH}	Low-to-high-level, high-to-low-level output propagation time, from S_D , R_D to Q, \bar{Q}				11	25		ns
t_{TPHL}					10	40		ns

Note 3: Measurement circuit




- (1) The pulse generator (PG) has the following characteristics:
 $\text{PRR} = 1\text{MHz}$, $t_r = 6\text{ns}$, $t_f = 6\text{ns}$, $t_w = 500\text{ns}$,
 $V_p = 3V_{pp}$, $Z_0 = 50\Omega$.
- (2) C_L includes probe and jig capacitance.

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

TIMING REQUIREMENTS ($V_{CC} = 5\text{ V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{W(TH)}$	Clock input T high pulse width		25	11		ns
$t_{W(\bar{S}_D, \bar{R}_D)}$	Direct set, reset pulse width		25	4		ns
$t_{SU(H)}$	Setup time high to T		20	19		ns
$t_{SU(L)}$	Setup time low to T		20	7		ns
$t_{h(H)}$	Hold time high to T		5	-2		ns
$t_{h(L)}$	Hold time low to T		5	-16		ns



TIMING DIAGRAM (Reference level = 1.3V)



Note 4: The shaded areas indicate when the input is permitted to change for predictable output performance.

APPLICATION EXAMPLE

Typical circuit for converting asynchronous signal into synchronous signal and rise/fall differential circuit



Note 5: The waveforms indicated by the dotted lines apply when reading with the next clock without observing the set-up time to T.


MITSUBISHI LSTTLs
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D 6249827 0013561 3

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

