# SN74ACT2152A, SN74ACT2154A 2K×8 CACHE ADDRESS COMPARATORS

N PACKAGE


D3156, DECEMBER 1988-REVISED MARCH 1990

- Fast Address to Match Delay 20 or 25 ns Max
- Common I/O with Read Feature
- On-Chip Address/Data Comparator
- On-Chip Parity Generator and Checking
- Parity Error Output, Force Parity Error Input
- Easily Expandable
- Choice of Open-Drain or Totem-Pole MATCH Output
- EPIC™ (Enhanced Performance Implanted CMOS) 1-μm Process
- Fully TTL-Compatible


### description

The 'ACT2152A and 'ACT2154A cache address comparators consist of a high-speed 2K × 9 static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. They are fabricated using advanced silicon-gate CMOS technology for high speed and simple interface with bipolar TTL circuits. These cache address comparators are easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with these devices. The 'ACT2152A has a totem-pole MATCH output while the 'ACT2154A has an open-drain MATCH output for easy AND-tying.

If  $\overline{S}$  is low and  $\overline{W}$  and  $\overline{R}$  are high, the cache address comparator compares the contents of the memory location addressed by AO-A10 with the data DO-D7 plus generated parity. An equality is indicated by a high level on the



FN PACKAGE (TOP VIEW)



MATCH output. A low-level output on  $\overline{PE}$  signifies a parity error in the internal RAM data.  $\overline{PE}$  is an N-channel open-drain output for easy OR-tying. During a write cycle ( $\overline{S}$  and  $\overline{W}$  low), data on D0-D7 plus generated odd parity are written in the 9-bit memory location addressed by A0-A10. Also during write, a parity error may be forced by holding  $\overline{PE}$  low.

EPIC is a trademark of Texas Instruments Incorporated.

These devices are covered by U.S. Patents 4,831,625; 4,858,182; 4,884,270; and additional patents pending



A read mode is provided with the 'ACT2152A and 'ACT2154A, which allows the contents of RAM to be read at the D0-D7 pins. The read mode is selected when  $\overline{R}$  and  $\overline{S}$  are low, and  $\overline{W}$  is high.

A reset input is provided for initialization. When  $\overline{\text{RESET}}$  is taken low, all 2K  $\times$  9 RAM locations are cleared to zero (with valid parity) and the MATCH output is forced high. If an input data word of zero is compared to any memory location that has not been written into since reset, MATCH will be high indicating that input data, plus generated parity, is equal to the reset memory location.  $\overline{\text{PE}}$  will be high after reset for every addressed memory location, indicating no parity error in the RAM data. By tying a single data input pin high, this bit will function as a valid bit and a match will not occur unless data has been written into the addressed memory location. When cascading in the width direction, only one bit must be tied high regardless of the address width.

These cache address comparators operate from a single +5-V supply and are offered in 28-pin plastic 600-mil ceramic side brazed, dual-in-line and PLCC packages.

The 'ACT2152A and 'ACT2154A are characterized for operation from 0°C to 70°C.

#### MATCH OUTPUT DESCRIPTION


$$\begin{split} \text{MATCH} &= \text{VOH if: } \underbrace{[\text{AO-A10}]}_{\text{RESET}} = \text{Vol}, \\ \text{or: } & \overline{\text{RESET}} = \text{Vol}, \\ \text{or: } & \overline{\text{S}} = \text{Vol}, \\ \text{or: } & \overline{\text{W}} = \text{Vol}, \\ \text{or: } & \overline{\text{R}} = \text{Vol}, \\ \text{or: } & \overline{\text{R}} = \text{Vol}, \\ \\ \text{MATCH} &= \text{Vol} & \text{if: } \underbrace{[\text{AO-A10}]}_{\text{MESET}} \neq \text{DO-D7} + \text{parity}, \\ & \text{with } & \overline{\text{RESET}} = \text{Vol}, \\ & \overline{\text{S}} = \text{Vol}, \text{ and } & \overline{\text{W}} = \text{Vol}, \\ \end{split}$$

#### **FUNCTION TABLE**

	11	VPUT:	s	OUTPUT	s	I/O	FUNCTION
w	R	\$	RESET	MATCH	PE	D0-D7	FUNCTION
Н	L	L	Н	Н	Н	Output	Read
				L	L		Parity error
н	Н	Ļ	н	L	Н	Input	Not equal
				н	L		Undefined error
1				н	Н		Equal
L	Х	L	н	Н	IN	Input	Write
X	Х	Н	н	Н	Н	Hi-Z	Device disabled
Х	Х	Х	Ł	н	t	t	Memory reset

<sup>&</sup>lt;sup>†</sup>The state of these pins is dependent on inputs  $\overline{W}$ ,  $\overline{R}$ , and  $\overline{S}$ .

# logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984

# functional block diagram (positive logic) RESET (1) R (13) EN 8x < 8 RAM 2K×9 A0 (6) 0 A0 (5) A1 (4) A2 (3) A3 (2) A4 (2) COMP A5 (28) $A = \frac{0}{2047}$ A6 (27) (17) MATCH P = Q 8 A7 (26) AB (25) Q. A9 (24) A10 (23) (15) PE 10 2k INPUT EN BUFFERS PARITY D0 (9) D1 (10) D2 (11) D3 (21) D4 (20) 70 CHECKER D5 (20) D6 (19) D7 (18) PARITY <u>s</u> (16) GENERATOR W (14)

# SN74ACT2152A, SN74ACT2154A 2K×8 CACHE ADDRESS COMPARATORS

#### **TERMINAL FUNCTIONS**

NAME NO.  A0 6 A1 5 A2 4 A3 3 A4 2 A5 28 A6 27 A7 26 A8 25 A9 24 A10 23 D0 9 D1 10 D2 11 D3 12 Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during the read mode.  D5 20 D6 19 D7 18 GND 7.8 Ground  MATCH 17 When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 \( \Omega \text{ minimum} \text{ input} \text{ so driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 \( \Omega \text{ minimum} \text{ input} \text{ so are a to ViL. PE is an open-drain output so an external pull-up resistor of 220 \( \Omega \text{ minimum} \text{ input} \text{ so are a to ViL. PE is an open-drain output so an external pull-up resistor of 220 \( \Omega \text{ minimum} \text{ input} \text{ . Reset input} \text{ . Asynchronously clears entire RAM array to zero and forces MATCH high when \text{ RESET is at ViL. VCC 22 Supply voltage}  W 14 Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when \( \Omega \text{ Sare at ViL} \)	PIN		DESCRIPTION
A1	NAME	NO.	DESCRIPTION
Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Bate of the write cycle.  Data inputs/outputs. Do-D7 are data inputs during the compare and write modes. DO-D7 are data outputs during the read mode.  Data inputs/outputs. DO-D7 are data inputs during the compare and write modes. DO-D7 are data outputs during the read mode.  When MATCH output is at V <sub>OH</sub> during a compare cycle, DO-D7 plus generated parity equals the contents of the 9-bit memory location addressed by AO-A10. MATCH is also driven high during deselect, reset, and read. Since the "ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by AO-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the DO-D7 pins and the MATCH and PE outputs are forced high.  Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  VCC 22 Supply voltage  W tite control input. Writes DO-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	A0	6	
Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Dod 20  Dod 9  Dod 10  Dot input for a data inputs/outputs during the compare and write modes. Do-D7 are data outputs during the read mode.  Dod 19  Dod 19  Dod 19  Dot 18  GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 'AcCT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  PE 15  PARTICLE TO A Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by AO-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  RESET 1 Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IH</sub> .  VCC 22 Supply voltage  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	A1	5	
Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Bate 110  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Data inputs/outputs. Do-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during the read mode.  Data inputs. Do-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during during desides. D0-D7 are data outputs during during desides. D0-D7 and penerated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycle, D0-D7 plus generated parity error in the stored data. During write cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when W and S are at V <sub>IL</sub> .  S 16 Chipselect input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MAT	A2	4	
Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Address inputs. Addresses 1 of 2048 random access memory locations. Must be stable for the duration of the write cycle.  Do 9  D1 10  D2 11  D3 12  D4 21  D5 20  D6 19  D7 18  GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 \( \Omega \) minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 \( \Omega \) minimum is required.  RESET 1  Reset input. When R and S are at V <sub>IL</sub> and \( \overline{W} \) is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1  Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when \( \overline{R} \) is at V <sub>IH</sub> .  VCC 22 Supply voltage  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when \( \overline{W} \) and \( \overline{S} \) eat at V <sub>IL</sub> .	А3	3	
A5 28 A6 27 A7 26 A8 25 A9 24 A10 23 D0 9 D1 10 D2 11 D3 12 D4 21 D5 20 D6 19 D7 18 GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH and PE high when S is at V <sub>IL</sub> . S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH high when W and S are at V <sub>IL</sub> . Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> . Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> . Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> . Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	A4	2	Addison invested Addisonnes 1 of 2048 condem annexes memory locations. Must be stable for the direction of the write
A6 27 A7 26 A8 25 A9 24 A10 23 D0 9 D1 10 D2 11 D3 12 Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during the read mode.  D5 20 D6 19 D7 18 GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 'Act2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  RESET 1 Reset input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  VCC 22 Supply voltage  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	A5	28	· ·
A8 25 A9 24 A10 23 D0 9 D1 10 D2 11 D3 12 D4 21 D5 20 D6 19 D7 18 GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  PE 15 Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH and PE high when R is at V <sub>IH</sub> .  Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH high when R and S are at V <sub>IL</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	A6	27	cycle.
A9 24 A10 23  D0 9 D1 10 D2 11 D3 12 Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during the read mode.  D5 20 D6 19 D7 18 GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  RESET 1 Reset input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	A7	26	
Data inputs/outputs. DO-D7 are data inputs during the compare and write modes. DO-D7 are data outputs during the read mode.	A8	25	
DO 9 D1 10 D2 11 D3 12 Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during the read mode.  D4 21 D5 20 D6 19 D7 18 GND 7,8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  P6 15 P7 15 P8 20 P8 2	A9	24	
D1 10 D2 11 D3 12 Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during the read mode.  D5 20 D6 19 D7 18 GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  P6 15 Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  R6 R8 13 Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IL</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	A10	23	
D2 11 D3 12 D3 12 D4 21 D5 20 D6 19 D7 18  GND 7.8 Ground  MATCH 17 Pairty error input/output. During compare cycle, D0-D7 plus generated parity equals the contents of the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Pairty error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage	DO	9	· ·
D3 12 Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during the read mode.  D5 20 D6 19 D7 18  GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  RESET 1 Reset input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage	D1	10	
D4 21 the read mode.  D5 20 D6 19 D7 18  GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minmum is required.  PE 15 Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  RESET 1 Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage	D2	11	
D5 20 D6 19 D7 18 Ground  MATCH 17 When MATCH output is at VOH during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  PE 15 Parity error input/output. During compare cycles, PE at VOL indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  RESET 1 Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage	D3	12	Data inputs/outputs. D0-D7 are data inputs during the compare and write modes. D0-D7 are data outputs during
D6 D7 18  GND 7.8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage	D4	21	the read mode.
D7 18  GND 7,8 Ground  When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	D5	20	
GND   7.8   Ground   When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.    Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.    Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.    RESET   1   Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .   S   16   Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .   VCC   22   Supply voltage   Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	D6	19	
When MATCH output is at V <sub>OH</sub> during a compare cycle, D0-D7 plus generated parity equals the contents of the 9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage  W Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	D7	18	
MATCH   17   9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the 'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.    Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.    Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.    RESET   1   Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .   S   16   Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .   V <sub>CC</sub>   22   Supply voltage   Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	GND	7,8	
'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.  Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage  W Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .			When MATCH output is at VOH during a compare cycle, D0-D7 plus generated parity equals the contents of the
Parity error input/output. During compare cycles, PE at V <sub>OL</sub> indicates a parity error in the stored data. During write cycles, PE can force a parity error into the 9th-bit location specified by AO-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the DO-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage  W Write control input. Writes DO-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	MATCH	17	9-bit memory location addressed by A0-A10. MATCH is also driven high during deselect, reset, and read. Since the
PE 15 cycles, PE can force a parity error into the 9th-bit location specified by A0-A10 when PE is taken to V <sub>IL</sub> . PE is an open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage  W write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .			'ACT2154A features an open-drain MATCH output, an external pull-up resistor of 220 Ω minimum is required.
open-drain output so an external pull-up resistor of 220 Ω minimum is required.  Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage  W Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .			Parity error input/output. During compare cycles, PE at VOL indicates a parity error in the stored data. During write
Read input. When R and S are at V <sub>IL</sub> and W is at V <sub>IH</sub> , addressed data is output to the D0-D7 pins and the MATCH and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  S 16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  VCC 22 Supply voltage  W Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	PĒ	15	cycles, $\overline{PE}$ can force a parity error into the 9th-bit location specified by AO-A10 when $\overline{PE}$ is taken to $V_{IL}$ . $\overline{PE}$ is an
A and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  17 VCC 22 Supply voltage  18 Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .			open-drain output so an external pull-up resistor of 220 $\Omega$ minimum is required.
A and PE outputs are forced high.  RESET 1 Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at V <sub>IL</sub> .  16 Chip select input. Enables device when S is at V <sub>IL</sub> . Deselects device and forces MATCH and PE high when S is at V <sub>IH</sub> .  17 VCC 22 Supply voltage  18 Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	- E		Read input. When $\overline{R}$ and $\overline{S}$ are at $V_{ I }$ and $\overline{W}$ is at $V_{ H }$ , addressed data is output to the DO-D7 pins and the MATCH
This is a second of the select input. Enables device when \$\overline{S}\$ is at \$V_{ \overline{L}}\$. Deselects device and forces MATCH and \$\overline{PE}\$ high when \$\overline{S}\$ is at \$V_{ \overline{L}}\$. VCC 22 Supply voltage  We write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when \$\overline{W}\$ and \$\overline{S}\$ are at \$V_{ \overline{L}}\$.	R	13	
V <sub>CC</sub> 22 Supply voltage  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	RESET	1	Reset input. Asynchronously clears entire RAM array to zero and forces MATCH high when RESET is at VIL.
V <sub>CC</sub> 22 Supply voltage  Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when W and S are at V <sub>IL</sub> .	ŝ	16	Chip select input. Enables device when $\overline{S}$ is at $V_{IL}$ . Deselects device and forces MATCH and $\overline{PE}$ high when $\overline{S}$ is at $V_{IH}$ .
Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when $\overline{W}$ and $\overline{S}$ are at $V_{ L }$ .	VCC	22	
			Write control input. Writes D0-D7 and generated parity into RAM and forces MATCH high when $\overline{W}$ and $\overline{S}$ are at $V_H$ .
	W	14	Places selected device in compare mode when $\overline{W}$ and $\overline{R}$ are at $V_{IH}$ .

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, any input
Input diode current, IjK (V] < 0 or V] > VCC)
Output diode current, IOK (VI < 0 or VI > VCC)
Continuous output current, IO (VO = 0 to VCC): D0-D8
MATCH, PE
Continuous current through VCC or GND pins
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTE 1: All voltage values are with respect to GND

#### recommended operating conditions (see important notice)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	ν
VIH	High-level input voltage, w	rite or compare cycles	2.2	v	CC + 0.5	V
VIH	High-level input voltage, re	ad cycle	2.6	۷ر	C+0.5	·
٧ <sub>ال</sub>	Low-level input voltage (Se	ee Note 2)	~ 0.5		0.8	V
Voн	High-level output voltage,	MATCH ('ACT2154A) and PE outputs only			5.5	V
ЮН	High-level output current,	MATCH ('ACT2152A) and D0-D7			- 8	mA
		MATCH - 'ACT2152A			8	mA
la.	Low-level output current	MATCH - 'ACT2154A			24	mA
lOL	cow-lever output content	PE		•	24	mA
		D0-D7			8	mA
TA	Operating free-air tempera	ture	0		70	°C

NOTE 2: The algebraic convention, in which the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

#### important notice

Due to the high-performance characteristics of this device and to ensure the integrity of stored data (or tag), the address inputs must not be allowed to float through the input threshold region (1.5 V). Rise and fall times at the address inputs must not exceed 20 ns/V. Slow rise and fall times through the threshold region may be eliminated by not using pullup resistors on the address lines and minimizing the high-impedance time when switching between bus drivers. An alternate approach is to use latches or registers in front of the cache tag address inputs to eliminate floating-address conditions. Ground bounce, due to simultaneous switching, into the threshold region of the address inputs should be avoided in order to ensure that a slow rise/fall condition does not occur.

Negative undershoot at the address or data inputs could cause this device to reset if the  $V_{IH}$  level at the RESET pin is at its minimum high level (2.2 V). In systems with -1.5 V or more of undershoot at the address and data inputs, it is recommended that the minimum  $V_{IH}$  level at the RESET pin be 4 V. As with all designs, proper termination and capacitive bypass techniques should be employed. Unused inputs should be tied to either  $V_{CC}$  or GND.



2-58

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	SN74ACT2152A-20 SN74ACT2154A-20			SN74ACT2152A-25 SN74ACT2154A-25			UNIT
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
юн	High-level output current	MATCH ('ACT2154A) and PE	V <sub>OH</sub> = 5.5 V, V <sub>CC</sub> = 5.5 V			10			10	μΑ
Vон	High-level output voltage	MATCH ('ACT2152A) and D0-D7	$I_{OH} = -8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	3.7			3.7			>
	-	MATCH - 'ACT2154A	$I_{OL} = 24 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.4			0.4	
$ _{v_{OL}}$	Low-level	MATCH - 'ACT2152A	$I_{OL} = 8 \text{ mA},  V_{CC} = 4.5 \text{ V}$			0.4			0.4	٧
*61	output voltage	PE	IOL = 24 mA, V <sub>CC</sub> = 4.5 V			0.4		•	0.4	
		D0-D7	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = 4.5 V			0.4			0.4	
կ	Input current		$V_1 = 0 - V_{CC}$ , $V_{CC} = 5.5 V$			± 5			± 5	μA
loz	Off-state output	current	$V_O = 0 - V_{CC}$ , $V_{CC} = 5.5 \text{ V}$ \$ at $V_{IH}$			± 10			± 10	μΑ
lcc1	Supply current (	operative)	RESET at 3 V, $V_{CC} = 5.5 \text{ V}$ S at 0 V		85	125		85	125	mA
lcc2	Supply current (	reset)	RESET at 0 V, $V_{CC} = 5.5 \text{ V}$ S at 0 V		5	25		5	25	mA
		RESET at 3 V, V <sub>CC</sub> = 5.5 V S at 3 V		75	105		75	105	mA	
Ci	Input capacitano	ce	f = 1 MHz			5			5	pF
ပိ	Output capacita	nce	f = 1 MHz			6			6	pF

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

# SN74ACT2152A, SN74ACT2154A 2K×8 CACHE ADDRESS COMPARATORS

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), see Figures 1 and 2

# compare cycle

	PARAMETER			ACT215			ACT215 ACT215		UNIT
	COLONELEN		MIN	TYP	MAX	MIN	TYP	MAX	
ta(A-M)	Access time from address to MATCH			14	20		18	25	ns
ta(A-P)	Access time from address to PE high or low			17	25		22	28	ns
	Access time from \$\overline{S}\$ to MATCH	ACT2152A		9	15		11	15	ns
ta(S-M)		ACT2154A		8	12		11	15	
tp(D·M)	Propagation time, data inputs to MATCH			7	12		10	16	ns
tp(RST-MH)	Propagation time, RESET low to MATCH high			6	12		10	18	ns
tp(RSTH-M)	Propagation delay, RESET high to MATCH <sup>‡</sup>			20	30		20	30	ns
tp(RST-PE)	Propagation delay, RESET high to PE‡			20	30		20	30	ns
tp(S-MH)	Propagation time, S high to MATCH high			6	10		9	12	ns
tp(W-MH)	Propagation time, W low to MATCH high			6	10		9	14	ns
tp(W-PH)	Propagation time, W low to PE high		•	8	11		9	11	ns
tp(WH-M)	Propagation delay, W high to MATCH <sup>‡</sup>			14	20		14	20	ns
tp(WH-PE)	Propagation delay, W high to PE :			14	20		14	20	ns
t <sub>v</sub> (A-M)	MATCH valid time after change of address		2	6		2	8		ns
t <sub>V</sub> (D-M)	MATCH valid time after change of data		0	3		0	5		ns
t <sub>v</sub> (S-M)	MATCH valid time (low) after S high		0	3		0	5		ns
t <sub>v</sub> (A-P)	PE valid time after change of address		0	3		0	5		กร

# read cycle

	PARAMETER	SN74 SN74	SN74.	UNIT				
		MIN	TYP	MAX	MIN	TYP	MAX	
ta(A-D)	Read Access time from address to D0-D7		20	27		24	30	ns
t <sub>en(S-D)</sub>	Enable time, \$\overline{S}\$ low to D0-D7		12	20		15	20	ns
ten(R-D)	Enable time, R low to valid D0-D7 output		10	18		12	20	ns
tp(R-MH)	Propagation time, R low to MATCH high		6	10		9	12	ns
t <sub>p(R-PH)</sub>	Propagation time, R low to PE high		6	10		9	15	ns
tdis(R-D)	Disable time, R to D0-D7 (from high or low level)		10	18		12	20	ns
tdis(S-D)	Disable time, \$\overline{S}\$ to DO-D7 (from high or low level)		10	18		12	20	ns
t <sub>dis</sub> (W-D)	Disable time, W to D0-D7 (from high or low level)		10	18		12	20	ns



<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

‡The MATCH and PE outputs will glitch at the end of a write or reset cycle after  $\overline{W}$  or  $\overline{\text{RESET}}$  returns high. These specifications indicate when the MATCH and  $\overline{\text{PE}}$  outputs are stable after  $\overline{W}$  or  $\overline{\text{RESET}}$  returns high.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74	ACT215	2A-20	SN74	ACT215	2A-25	
	PARAMETER	SN74	ACT215	4A-20	SN74	ACT215	4A-25	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
tw(RSTL)	Pulse duration, RESET low	25			30			ns
tw(WL)	Pulse duration, W low	12			15			ns
tw(WL)PE	Pulse duration, W low, writing PE (see Note 3)	18			18			ns
t <sub>su(A)</sub>	Address setup time before W low	0			0			ns
t <sub>su(D)</sub>	Data setup time before W high	10			10			กร
tsu(P)	PE setup time before W high (see Note 3)	7			7			ns
t <sub>su(S)</sub>	Chip select setup time before W high	10			10			ns
t <sub>su(RST)</sub>	RESET inactive setup time before W low	15			15			ns
th(A)	Address hold time after $\overline{\mathbb{W}}$ high	0			0			ns
th(WH-D)	Data hold time after W high	2			5			ns
th(WL-D)	Data hold time after W low with MATCH high, (see Note 4)	10			10			ns
th(P)	PE hold time after W high	2			5			ns
th(S)	Chip select hold time after W high	0			0			ns
tavwh	Address valid to write enable high	12			15			ns

- NOTES: 3. The pulse-duration requirement specified by tw(WL)PE is only necessary when a parity error exists, (i.e., PE output is low) prior to writing data with correct parity (i.e., PE input is high during write). Parameter tsu(P) applies only during the write cycle timing when writing a parity error.
  - 4. th(WL-D) guarantees that when  $\overline{W}$  is taken low during a compare cycle with MATCH high, match will remain high without a low glitch. (As shown in the function table,  $\overline{W}$  low forces MATCH high). th(WL-D) is guaranteed indirectly by tv(D-M) and tp(W-MH).

# PARAMETER MEASUREMENT INFORMATION




FIGURE 1. OPEN-DRAIN OUTPUTS

2.05 V






FIGURE 2. ALL OTHER OUTPUTS

<sup>&</sup>lt;sup>†</sup>C<sub>L</sub> includes probe and test fixture capacitance.

#### PARAMETER MEASUREMENT INFORMATION





NOTE 3. Parameters  $t_{W\{WL\}PE}$  and  $t_{SU\{P\}}$  apply only during the write cycle when writing a parity error


MATCH




tp(R-MH)

# PARAMETER MEASUREMENT INFORMATION

# compare cycle timing



# read cycle timing



#### APPLICATION INFORMATION

#### cascading the 'ACT2152A and 'ACT2154A

The 'ACT2152A and 'ACT2154A are easily cascaded in width and depth. Wider addresses can be compared by driving the AO-A10 inputs of each device with the same index and applying the additional address bits to the D0-D7 inputs. The select (\$\overline{5}\$) input allows these devices to be cascaded in depth. When a device is deselected, the MATCH output is driven high. It should be noted that a decoder can be used to drive the select inputs since the propagation delay from select to match is much faster than from address to match. MATCH on the 'ACT2154A is an open-drain output for easy AND-tying. Figure 3 shows the 'ACT2154A cascaded.

#### cache coherency through bus watching

When cache designs are implemented, the problem of cache coherency is always a concern. One solution to this problem is to implement bus-watching using the 'ACT2152A or 'ACT2154A. By storing the same tags in the bus-watcher RAM as are stored in the cache tag RAM, the bus-watcher will indicate a hit every time a cache address passes down the main address bus. If data is being modified in main memory, the index can be passed to the cache tag RAM for invalidation. Figure 4 shows a possible bus-watcher implementation.




FIGURE 3. CASCADING THE 'ACT2154A

# TYPICAL APPLICATION INFORMATION




FIGURE 4. BUS WATCHING USING THE 'ACT2152A