131,072 WORD × 8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC571000AD/TC571001AD is a 181,072 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory.

The TC571000AD is JEDEC standard pin configuration and the TC571001AD is compatible with 28 pin 1M bit Mask ROM. Both products are packed in 82 pin standard cerdip package.

The TC571000AD/TC571001AD is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 30mA/8.3MHz and access time of 120ns/150ns.

The programming times of the TC571000AD/TC571001AD except overhead times of EPROM programmer is only 14 seconds by using the high speed programming algoritim.

FEATURES

• Peripheral circuit

: CMOS

Memory cell

: N-MOS

• Access time

200000 W.		
	- 12	- 150
Vcc	5V ± 5%	5V ± 10%
TACC	120ns	150ns

• Low power dissipation

Active : 30mA/8.3MHz

Standby: 100µA

e Wide operating temperature range : 0~70°C

• Single 5V power supply

• Full static operation

e High speed programming operation : tpw 0.1ms

• Input and output TTL compatible

• JEDEC standard 32 pin : TC571000AD

• 1M MROM compatible : TC571001AD

• Standard 32 pin DIP cerdip package


PIN CONNECTION (TOP VIEW)

<u> </u>	•	. , , , ,	2.7		,	•	,								
Vep	þ		32	vcc	Vpp	þ		32	vcc			(Ref	erence)	
A16	d	2	31	D PGM	Œ	q	2	3) PGIV	[ı	_			
A15	d	3	30	אכ	A15	d	3	30) NC	A15	q	1	28] Vcc	
A12	d	4	29	BA14	A12	ď	4	29	1 A14	A12	þ	2	27]A14	
A7	3	5	28	A13	A7	3	5	21	EA13	A7	d	3	26]A13	
A6	7	6	27	TAS	A6	3	6	27	A8	A6	þ	4	25	BA	
A5	3	7	26	- EA9	A5	3	7	20	E A9	A5	þ	5	24	1A9	
A4	7	8		IA11	A4	7	8	2	AII	A4	d	6	23]A11	
A3	7	9		OE	A3	7	9	24	A16	A3	d	7	22]A16	
A2	7	10		1A10	A2	7	10	23	FA10	A2	d	8	21]A10	
A1	F	11		CE.	Al	7	11		n CE	A1	d	9	20	CE	
AO	٦			07	AO	7	12		D D7	A0	d	10	19	D7	
DO	П		_	D D6	DO	7	13	-	D D6	D0	7	11	18	D6	
D1	H			Dos	DI	7	14		D DS	DI	7	12	17	05	
D2	٦			D 04	D2	٦	15		D4	D2	7	13	16	04	
GND	٦	16		D3	GND	7	16		70 03	GND	7	14	- 1	D3	
GNU	4	10		H 63	3:10	ч	10		נטענ		-	<u> </u>		Г	`
	٠	TCS71	000	AD		1	r C57 1	001	AD		•		Mask 31000P		Ì

PIN NAMES

A0~A16	Address inputs
D0~D7	Outputs (inputs)
ζĒ	Chip Enable Input
QE	Output Énable Input
PGM	Program Control Input
Vcc	V _{CC} Supply Voltage
Vpp	Program Supply Voltage
GND	Ground
NC	No Connection

BLOCK DIAGRAM



MODE SELECTION

MODE	MDq	CE	OE	Vpp	Vcc	D0~D7	Power					
Read	Н	L L Date		Data Out								
Output Deselect	•	٠	Н	5∨ 5∨		5∨ 5∨		5V 5V High Impe		High Impedance	Active	
Standby	dby • H •	High Impedance	Standby									
Program	L	L	Н			Data in						
Program Inhibit		Н	•]		High Impedance	Active					
Program innibit	н	L.	н	12.75∨	6.25∨	High Impedance						
Program Verify	Н	L	L		[Data Out						

^{· :} H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	TINU
Vcc	Vcc Power Supply Voltage	- 0.6~7.0	V
Vep	Program Supply Voltage	-0.6~14.0	V
VIN	Input Voltage	- 0.6~7.0	V
Vvo	input/Output Voltage	-0.6~VCC+0.5	V
PD	Power Dissipation	1.5	w
TSOLDER	Soldering Temperature Time	260 - 10	*C · sec
TSTRG	Storage Temperature	-65~125	•c
TOPR	Operating Temperature	0~70	•c

READ OPERATION

DC RECOMMENDED OPERATING CONDITIONS

		TC571000AD	TC571000AD / 1001AD - 12		TC571000AD/1001AD - 150		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	
VIH	Input High Voltage	2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	٧	
VIL	Input Low Voltage	- 0.3	0.8	- 0.3	0.8	٧	
Vcc	V _{CC} Power Supply Voltage	4.75	5.25	4.50	5.50	٧	
Vpp	Ver Power Supply Voltage	V _{CC} - 0.6	V _{CC} + 0.6	V _{CC} - 0.6	V _{CC} + 0.6	٧	

DC AND OPERATING CHARACTERISTICS (Ta=0~70°C)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
1 _{LI}	Input Current	VIN = 0~VCC		-	-	± 10	μА	
Icco1		CE = OV	f = 8.3MHz	-	-	30	mA	
Iccoz	Operating Current	rent lour=0mA f=1MHz	f=1MHz	-	-	10	,,,,,	
Iccs1		Œ = V _{IH}			-	-	1	mA
lccss	Standby Current	CE = V _{CC} -0	.2∨	-	-	100	μΑ	
Voн	Output High Voltage	I _{OH} = -400	Aμ	2.4	_		V	
VOL	Output Low Voltage	ioi = 2.1mA		-	_	0.4	٧	
lpp1	V _{PP} Current	Vpp = Vcc ± 0.6V		_	_	± 10	μA	
luo	Output Leakage Current	Vout = 0.4V~Vcc		_	-	10	μA	

AC CHARACTERISTICS (Ta=0~70°C, Vpp=Vcc±0.6V)

		TC571000AD	/1001AD - 12	TC571000AD/10	UNIT	
SIMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNII
TACC	Address Access Time	-	120	-	150	ns
tce	CE to Output Valid	-	120	_	150	ns
to∉	OE to Output Valid	-	60	_	70	ns
t _{PGM}	PGM to Output Valid	-	60	-	70	N\$
t _{DF1}	CE to Output in High-Z	0	50	0	60	ns
t _{DF2}	OE to Output in High-Z	0	50	0	60	ms
tora	PGM to Output In High-Z	0	50	0	60	ns
t он	Output Data Hold Time	0	-	0	_	ns

TC571000AD/TC571001AD-12 are satisfied with the specification of TC571000AD/TC571001AD-150.

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L=100pF

Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45V~2.4V


• Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN,	TYP.	MAX.	UNIT
CIN	input Capacitance	V _{IN} = 0V	-	4	9	В.
Cout	Output Capacitance	V _{OUT} = 0V	-	10	12	-

^{*} This parameter is periodically sampled is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	input High Voltage	2.2	-	Vcc + 1.0	٧
V _L	Input Low Voltage	-0.3		0.8	٧
Vcc	V _{CC} Power Supply Voltage	6.00	6.25	6.50	
Vpp	V _{PP} Power Supply Voltage	12.50	12.75	13.00	٧

DC AND OPERATING CHARACTERISTICS (Ta = $25\pm5^{\circ}$ C, V_{CC} = 6.25V ±0.25 V, V_{pp} = 12.75V ±0.25 V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	וואט
Iu	Input Current	VIN = 0~VCC	•	-	± 10	μA
Vaн	Output High Voltage	l _{OH} = - 400µA	2.4	-		٧
Vol	Output Low Voltage	i _{OL} =2.1mA	-	-	0.4	<u>v</u>
lcc	V _{CC} Supply Current	-	-	-	30	mA
lpp2	V _{PP} Supply Current	Vpp = 13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS ($T_a=25\pm5^{\circ}C$, $V_{CC}=6.25V\pm0.25V$, $V_{PP}=12.75V\pm0.25V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time	-	2	-	-	μ\$
^t AH	Address Hold Time	-	2	-	-	μs
tcss	CE Setup Time	-	2	-	-	μs
[†] CEH	CE Hold Time	-	2		-	325
tos	Data Set up Time	-	2	-		μι
[‡] DH	Data Hold Time	-	2	-	-	µs.
tvs	V _{PP} Set up Time	-	2	-	-	µs.
tpw	Program Pulse Width	-	0.095	0.1	0.105	ms
tos.	OE to Output Valid	-	-	-	100	пя
t _{DF2}	OE to Output in High-Z	CE = VIL	-	-	90	ns

AC TEST CONDITIONS


• Output Load : 1 TTL Gate and CL (100pF)

• Input Pulse Rise and Fall Time : 10ns Max. • Input Pulse Levels : 0.45V~2.4V

Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM OPERATION



- Note 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.
 - 2. Removing the device from socket and setting the device in socket with VPP=12.75V may cause permanent damage to the device.
 - 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC571000AD / TC571001AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window.

The integrated dose (ultraviolet light intensity [w/cm²]×exposure time [sec.]) for erasure should be a minimum of 15 [w·sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of lcm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensity is a 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000[μ w/cm²]×(20×60) [sec.] \simeq 15 [$w \cdot sec/cm^2$].)

The TC571000AD / TC571001AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC571000AD/TC571001AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN	PGM	Œ	ŌĒ	Vpp	Vcc	D0~D7	POWER	
Read Operation	Read Output Deselet Standby	н	L	L	5∨	5V	Data Out	Active	
		•	•	Н			High impedance		
(Ta = 0~70°C)		•	Н	•			High Impedance	Standby	
Program Operation (Ta = 25 ± 5°C)	Program Program Inhibit	L	L	Н	12.75V	6.25V	Data In		
		•	Н	•			High Impedance	Active	
		н	L	н			High Impedance	Atuve	
	Program Verify	н	L	L			Data Out		

Note: H; VIH, L: VIL. *: VIH or VIL



TC571000AD-12, TC571000AD-150 TC571001AD-12, TC571001AD-150

READ MODE

The TC571000AD/TC571001AD has three control functions. The chip enable (CE) controls the operation power and should be used for device selection. The output enable (OE) and the program control (PGM) control the output buffers independent of device selection.

Assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and $\overline{PGM} = V_{IH}$, the output data will be valid at the output after address access time from stabilizing of all addresses. The CE to output valid (tcg) is equal to the address access time (tacc).

Assuming that $\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$ and all addresses are valid, the output data is valid at the outputs after tog from the falling edge of \overline{OE} . And assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after tpom from the rising edge of \overline{PGM} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more ROMs can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC571000AD/TC571001AD has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC571000AD/TC571001AD is placed in the standby mode which reduce the operating current to 100µA by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the \overline{CE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC571000AD/TC571001AD is in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The levels required for all inputs are TTL.

The TC571000AD / TC571001AD can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to Vpp terminal, a high level CE or PGM input inhibits the TC571000AD/TC571001AD from being programmed.

Programming of two or more EPROM's in inputs except for CE or PGM may be commonly connected, and a TTL low level program pulse is applied to the CE and FGM of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE


The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the Vpp terminal with $V_{CC}=6.25\text{V}$ and $\overline{PGM}=V_{IH}$.

The programming is achieved by applying a single TTL low level 0.1ms pulse the PGM input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

HIGH SPEED PROGRAM MODE

FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC571000AD / TC571001AD which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC571000AD / TC571001AD by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH}.

These two codes possess an odd parity with the parity bit of MSB (D7).

The following table shows electric signature of TC571000AD/TC571001AD.

SIGNATURE	PINS	AO	D7	D6	D 5	D4	D3	D2	D1	D 0	HEX Data
Manufacture C	Manufacture Code		1	0	0	1	1	0	0	0	98
	TC571000AD	VIH	1	0	0	0	0	1	1	0	86
Device Code	TC571001AD		0	0	0	0	0	1	1	1	07

Notes: A9=12V±0.5V

A1~A6, A0~A16, CE, OE=VIL

POM = VIH

OUTLINE DRAWINGS

• Cerdip DIP

WDIP32-G-600

