TOSHIBA

TC5716200D-150, -200

SILICON STACKED GATE CMOS

1,048,576 WORD x 16 BIT/2,097,152 WORD x 8 BIT CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

Description

The TC5716200D is a 16,777,216 bit CMOS ultraviolet light erasable and electrically programmable read only memory. It is organized as either 1M words by 16 bits or 2M words by 8 bits. The TC5716200D is compatible with the 42-pin 16M bit Mask ROM and is available in a 42-pin standard cerdip package. The TC5716200D is fabricated using CMOS technology. Advanced circuit techniques result in both high speed and low power features with access times of 150ns/200ns and a maximum operating current of 60mA/6.7MHz. The programming time of the TC5716200D (except for EPROM programmer overhead) is only 52 seconds when using the high speed programming algorithm.

Features

Peripheral circuit : CMOSMemory cell : NMOS

· Fast access time

- (V_{DD} = 5V±10%, Ta = 0 ~ 70°C) TC5716200D-150 : 150ns TC5716200D-200 : 200ns

Single 5V power supply

Low power dissipation

- Active : 60mA/6.7MHz

- Standby : 100μA

Fully static operation

• Inputs and outputs TTL compatible

· Three state outputs

High speed programming mode : t_{PW} = 25µs
16M MROM compatible pinout : TC5316200P

• Standard 42-pin DIP cerdip package : WDIP42-G-600B


Pin Names

A0 ~ A19	Address Inputs		
D0 ~ D14	Outputs (Inputs)		
CE	Chip Enable Input		
ŌĒ	Output Enable Input		
D15/A - 1	Output (Input)/Address Input		
BYTE/ V _{PP}	Word, Byte Select Input/ Program Supply Voltage		
V _{DD}	Power Supply Voltage (+5V)		
GND	Ground		


Pin Connection (Top View)

d 42 N A19 A18 A17 2 41 T A8 d 40 A9 Α7 3 39 🗖 A10 Α6 đ Α5 38 🗖 A11 Δ4 37 A12 **A**3 36 A13 **1** 7 A2 35 🗖 A14 Α1 34 A15 A0 10 33 A16 Œ 11 32 BYTENPP GND 12 31 **GND** 30 D15/A - 1 Œ **1**3 **∄**14 29 D D7 DO 15 28 D14 D8 **d** 16 27 D6 D1 26 D13 **d** 17 D9 **[** 18 25 D5 D2 24 D12 19 D10 23 D4 D3 20 22 **D** VDD D11 21 TC5716200D

(Reference)



Block Diagram



Operating Mode

MODE	CE	ŌĒ	BYTE/ V _{PP}	V _{DD}	D0 ~ D7	D8 ~ D14	D15/A - 1	POWER
Read (16 Bits)	L	L	Н			Data Out		
Read (Lower 8 Bits)	L	L	L		Data Out (Lower 8 Bits)	High Impedance	L	
Read (Upper 8 Bits)	L	L	L	5V	Data Out (Upper 8 Bits)	High Impedance	н	Active
Output Deselect		Н	Н		High Impedance			
- Culput Descreet	_	, , ,	L		High Im	pedance	*	
Standby	н		Н		Hi	igh Impedance	L	C. "
Otanuby	11		L		High Impedance *		*	Standby
Program	L	Н			Data In			
Program Inhibit	Н	Н	12.5V	6.25V	High Impedance			Active
Program Verify	•	L				Data Out		

Note: $H = V_{iH}$, $L = V_{iL}$, $\star = V_{iH}$ or V_{i}

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.6 ~ 7.0	1
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{IN} (A9)	Input Voltage (A9)	-0.6 ~ 13.5	
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{DD} + 0.5	
PD	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T _{STRG}	Storage Temperature	-65 ~ 150	-
T _{OPR}	Operating Temperature	0 ~ 70	- °C

Read Mode

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	_	V _{DD} + 0.3	
V _{IL}	Input Low Voltage	-0.3		0.8	
V _{DD}	Power Supply Voltage	4.50	5.00	5.50]
V _{PP}	Program Supply Voltage	0	1	V _{DD} + 0.6	

DC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V \pm 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
lu	Input Leakage Current	$V_{IN} = 0V \sim V_{DD}$	_	-	±10	μА	
I _{DDO1}	0	CE = 0V, I _{OUT} = 0mA, f = 6.7MHz	_	-	60		
DDO2	Operating Current	CE = 0V, I _{OUT} = 0mA, f = 1MHz	-	-	30	mA	
I _{DDS1}	O4	CE = V _{IH}		-	1		
I _{DDS2}	Standby Current	<u>CE</u> = V _{DD} - 0.2V		-	100	μА	
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4	-	_	V	
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	_	- "	0.4		
I _{PP1}	V _{PP} Current	$V_{PP} = 0V \sim V_{DD} + 0.6V$	-	_	±10		
I _{LO}	Output Leakage Current	$V_{OUT} = 0.4V \sim V_{DD}$		-	±10	μА	

AC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V \pm 10%)

SYMBOL	PARAMETER	-150		-20	00	UNIT
SIMBUL	PANAMEIEN	MIN.	MAX.	MIN.	MAX.	UNII
tACC	Address Access Time	_	150	_	200	
t _{CE}	CE to Output Valid	_	150	_	200]
toE	OE to Output Valid	_	70	_	70]
t _{DF1}	CE to Output in High-Z	0	60	0	60	1
t _{DF2}	OE to Output in High-Z	0	60	0	60	ns
tон	Output Data Hold Time	0	-	0	-	1
t _{BT}	BYTE to Output Valid	-	150	_	200	1
t _{BTD}	BYTE to Output in High Impedance	-	70	_	70	

AC Test Conditions

Input Pulse Levels	2.4V/0.45V
Input Pulse Rise and Fall Times	10ns max.
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	1 TTL Gate and C _L = 100 pF


Capacitance* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Cini	Input Capacitance	V _{IN} = 0V	-	6	10	pF
C _{IN2}	Input Capacitance (BYTE/V _{PP})	V _{IN} = 0V	_	110	120	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	_	10	12	pF

^{*}This parameter is periodically sampled and is not 100% tested.


Timing Waveforms

Word-Wide (16 Bit) Read Mode



Note: BYTE/Vpp = VIH


Byte-Wide (8 Bit) Read Mode



Note: $\overline{BYTE}/V_{PP} = V_{IL}$

BYTE Transition

A0~A19



Note: \overline{CE} , $\overline{OE} = V_{IL}$

High Speed Programming Mode

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{DD} + 1.0	
V _{IL}	Input Low Voltage	-0.3	-	0.8] ,,
V_{DD}	Power Supply Voltage	6.00	6.25	6.50] '
V _{PP}	Program Supply Voltage	12.20	12.50	12.80	

DC Characteristics (Ta = 25 ± 5 °C, V_{DD} = $6.25V\pm0.25V$, V_{PP} = $12.50V\pm0.30V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
l _{LI}	Input Leakage Current	$V_{IN} = 0V \sim V_{DD}$	-	-	±10	μА
V_{OH}	Output High Voltage	I _{OH} = -400μA	2.4	_	_	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	-	_	0.4	\ \ \
I _{DD}	V _{DD} Supply Current	-	-	_	40	A
I _{PP2}	V _{PP} Supply Current	V _{PP} = 12.8V	_	_	50	mA

AC Programming Characteristics (Ta = 25 ± 5 °C, V_{DD} = $6.25V\pm0.25V$, V_{PP} = $12.50V\pm0.30V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	_	2	-		
t _{AH}	Address Hold Time	-	2	-	-	
t _{CES}	CE Setup Time	_	0	-	_	
t _{CEH}	CE Hold Time	-	0	-	_	
toes	OE Setup Time	_	2	-	_	
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	_	
t _{VPS}	V _{PP} Setup Time	-	2	- 1		
t _{VDS}	V _{DD} Setup Time	-	2	-	_	
t _{PW}	Program Pulse Width	-	22.5	25	27.5	
topw	Overprogram Pulse Width	Note 1	22.5	25	27.5	1
toE	OE to Output Valid	CE = V _{IH}	-	- 1	150	
t _{DFP}	OE to Output in High-Z	CE = V _{IH}	_	-	90	- ns


Note 1: t_{OPM} depends on the program pulse width which is required in the init a programming.

AC Test Conditions

Input Pulse Levels	2.4V/0.45V
Input Pulse Rise and Fall Times	10ns max.
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	1 TTL Gate and C _L = 100 pF

Timing Waveforms (Program)

High Speed Programming Mode



Notes

- 1. V_{DD} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP}
- 2. Removing the device from a programming socket and replacing the device in the socket while $V_{PP} = 12.5V$ may cause permanent damage to the device.
- 3. The V_{PP} supply voltage is permitted to be up to 14V for programming. Voltages over 14V should not be applied to the V_{PP} terminal. When the programming voltage is applied to the V_{PP} terminal, the overshoot voltage should not exceed 14V.

Erasure Characteristics

Erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window.

The integrated dose (ultraviolet light intensity [W/cm²] x exposure time [sec.]) necessary for erasure should be a minimum of 15 IW • sec/cm²l.

When the Toshiba sterilizing lamp (GL-15) is used and the device is exposed at a distance of 1 cm from the lamp surface, erasure will be achieved within 60 minutes. Using commercial lamps whose ultraviolet light intensity is $12000 \, [\mu \text{W/cm}^2] \, \text{will reduce}$ the exposure time to about 20 minutes. (In this case, the integrated dose is $12000 \, [\mu \text{W/cm}^2] \, \text{x} \, (20 \, \text{x} \, 60) \, [\text{sec}] \cong 15 \, [\text{W} \, \bullet \, \text{sec/cm}^2]$.)

Erasure begins to occur when exposed to light with a wavelength shorter than 4000Å. Sunlight and fluorescent lights have 3000 ~ 4000Å wavelength components. Therefore, when used under these lighting conditions for extended periods of time, opaque seals should be used (Toshiba EPROM Protect Seal AC907).

Operation Information

The TC5716200D's eight operating modes are listed in the following table. Mode selection is achieved by applying TTL level signals to appropriate inputs.

MODE	CE	OE	BYTE/ V _{PP}	V _{DD}	DO ~ D7	D8 ~ D14	D15/A -1	POWER	
Read (16 Bits)	6 Bits) L L H								
Read (Lower 8 Bits)	L	L L			Data Out (Lower 8 Bits)	L			
Read (Upper 8 Bits)	L	L	L	5V	Data Out (Upper 8 Bits)	н	Active		
Output Deselect	,		Н	1	H				
	L	Н	L		High Im	*			
Standby			Н		H		Standby		
	Н		L		High Im	*			
Program	L	Н			-				
Program Inhibit	Н	Н	12.5V	6.25V	F		Active		
Program Verify	*	L	1			7			

Notes: $H = V_{IH}$, $L = V_{i_L}$, * = V_{IH} or V_{IL}

Read Mode

The TC5716200D has a $\overline{BYTE/V_{PP}}$ terminal that selects word-wide (16 bit) output or byte-wide (8 bit) output. When $\overline{BYTE/V_{PP}}$ is set to V_{IH} , word-wide output is selected, and the D15/A - 1 pin is used for D15 data output. When $\overline{BYTE/V_{PP}}$ is set to V_{IL} , byte-wide output is selected, and the D15/A - 1 pin is used for A - 1 address input. When A - 1 is set to V_{IL} in this condition, the data that is output is the lower 8 bits of the 16 bits which had been programmed. When A - 1 is set to V_{IH} , the data output is the upper 8 bits.

The TC5716200D has two control inputs. The chip enable (\overline{CE}) input controls the operating power and should be used for device selection while the output enable (\overline{OE}) input controls the output buffers. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, once the address has stabilized, output data will be valid after the address access time has elapsed. The \overline{CE} to output valid time (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{CE} = V_{IL}$, and that the address has been stable for at least t_{ACC} , then output data will be valid after t_{OE} from the falling edge of \overline{OE} .

Output Deselect Mode

If $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state.

Therefore, two or more devices can be connected together on a common bus if the output of only one device is enabled. When CE is used for device selection, all deselected devices are in the low power standby mode.

Standby Mode

The TC5716200D has a low power standby mode controlled by the \overline{CE} signal. By applying a MOS high level voltage (V_{DD}) to the \overline{CE} input, the TC5716200D is placed in the standby mode which reduces the operating current to 100 μ A and puts the outputs in a high impedance state, independent of the \overline{OE} input.

Program Mode

When the TC5716200D is initially received by customers, all bits of the device are in the "1" state, which is the erased state.

Therefore, the object of the program operation is to introduce "0" data into the desired bit locations. The TC5716200D is in the programming mode when $V_{PP} = 12.5V$, $\overline{CE} = V_{IL}$, and $\overline{OE} = V_{IH}$. Data to be programmed must be applied 16 bits in parallel to the data pins.

Data can be programmed at any address location at any time - either individually, sequentially, or at random,

Program Verify Mode

The verify mode is used to check that the desired data has been correctly programmed. The verify mode is activated when $\overline{OE} = V_{IL}$. The programmed data should be compared with the original word-wide (16 bit) data.

Program Inhibit Mode

When the programming voltage (12.5V) is applied to the V_{PP} terminal, a high level \overline{CE} input inhibits the TC5716200D from being programmed. The programming of two or more EPROMs in parallel is easily accomplished. All inputs except for \overline{CE} and \overline{OE} may be commonly connected, then a TTL low level program pulse is applied to the \overline{CE} of the desired device only while a TTL high level signal is applied to the \overline{CE} of the other devices.


High Speed Programming Mode

The device is set up in high speed programming mode when the programming voltage (12.5V) is applied to the V_{PP} terminal with V_{DD} = 6.25V. Programming is achieved by applying a single 25 μ s TTL low level pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using the program verify mode. If the programmed data is not correct, another program pulse of 25 μ s is applied and then the programmed data is verified. This should be repeated until the data has programmed correctly (max. 25 times).

After correctly programming the selected address, an overprogram pulse with the same width as that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with $V_{DD} = V_{PP} = 5V$.

High Speed Programming Mode

Flow Chart



Electric Signature Mode

The electric signature mode allows one to read out a code from the TC5716200D which identifies its manufacturer and device type.

The programming equipment may read out the manufacturer code and device code from the TC5716200D by using this mode before programming and automatically set the programming voltage (V_{DD}) and algorithm.

The electric signature mode is set up when 12V is applied to address line A9 and the rest of the address lines are set to $V_{\rm IL}$ during a read operation. Data output under these conditions is the manufacturer code. The device code is output when address A0 is set to $V_{\rm IH}$. These two codes possess an odd parity with the parity bit being (D7).

The following table shows the electric signature of the TC5716200D.

PINS	AO	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	HEX. Data
Manufacturer Code	V_{IL}	*	*	*	*	*	*	*	*	1	0	0	1	1	0	0	0	**98
Device Code	V _{IH}	*	*	*	*	*	*	*	*	0	0	0	1	1	0	1	0	**1A

Notes: A1 ~ A8, A10 ~ A19, \overline{CE} , $\overline{OE} = V_{IL}$ A9 = $12V\pm0.5V$

 $\overline{\text{BYTE}}N_{PP} = V_{iH}$

* Don't care

