

**DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET**

**DESCRIPTION**

The M74LS113AP is a semiconductor integrated circuit containing 2 J-K negative edge-triggered flip-flop circuits with discrete terminals for clock input  $\bar{T}$ , inputs J and K and direct set input  $\bar{S}_D$ .

**FEATURES**

- Negative edge-triggering
- Each flip-flop can be used independently
- Direct set input
- Q and  $\bar{Q}$  outputs
- Wide operating temperature range ( $T_a = -20\text{~}+75^\circ\text{C}$ )

**APPLICATION**


General purpose, for use in industrial and consumer equipment.

**FUNCTIONAL DESCRIPTION**

While  $\bar{T}$  is high, signals J and K are put in the read-in state, and when  $\bar{T}$  changes from high to low, the J and K signals immediately before the change emerge in outputs Q and  $\bar{Q}$  in accordance with the function table. By setting  $S_D$  low, Q and  $\bar{Q}$  are set low and high respectively irrespective of the status of the other input signals. For use as a J-K flip-flop,  $S_D$  must be kept high.

The only difference in functions from M74LS112AP is that this IC has no RD input.

**PIN CONFIGURATION (TOP VIEW)**



Outline 14P4

**FUNCTION TABLE** (Note 1)

T	$\bar{S}_D$	J	K	Q	$\bar{Q}$
X	L	X	X	H	L
↓	H	H	H		Toggle
+	H	L	H	L	H
-	H	H	L	H	L
-	H	L	L	$Q^0$	$\bar{Q}^0$
H	H	X	X	$Q^0$	$\bar{Q}^0$

Note-1 ↓ : Transition from high to low-level (negative edge trigger);


X : Irrelevant

$Q^0$ : level of Q before the indicated steady-state input conditions were established.

$\bar{Q}^0$ : level of  $\bar{Q}$  before the indicated steady-state input conditions were established.

Toggle : complement of previous state with ↓ transition of outputs

**BLOCK DIAGRAM (EACH FLIP-FLOP)**



## DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET

ABSOLUTE MAXIMUM RATINGS ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-0.5 ~ +7	V
V <sub>I</sub>	Input voltage		-0.5 ~ +15	V
V <sub>O</sub>	Output voltage	High-level state	-0.5 ~ V <sub>CC</sub>	V
T <sub>OPR</sub>	Operating free-air ambient temperature range		-20 ~ +75	°C
T <sub>STG</sub>	Storage temperature range		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> ≥ 2.7V	0	-400	μA
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤ 0.4V	0	4	mA
		V <sub>OL</sub> ≤ 0.5V	0	8	mA

ELECTRICAL CHARACTERISTICS ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
		Min	Typ	Max	Min	Typ	
V <sub>IH</sub>	High-level input voltage			2			V
V <sub>IL</sub>	Low-level input voltage					0.8	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75V, I <sub>IC</sub> = -18mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.75V, V <sub>I</sub> = 0.8V V <sub>I</sub> = 2V, I <sub>OH</sub> = -400μA		2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.75V V <sub>I</sub> = 0.8V, V <sub>I</sub> = 2V	I <sub>OL</sub> = 4mA I <sub>OL</sub> = 8mA	0.25	0.4		V
I <sub>IIH</sub>	High-level input current	J, K S <sub>D</sub> T	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 2.7V			20 60 80	μA
I <sub>IL</sub>	Low-level input current	J, K S <sub>D</sub> T	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 10V			0.1 0.3 0.4	mA
I <sub>OS</sub>	Short-circuit output current (Note 2)		V <sub>CC</sub> = 5.25V, V <sub>O</sub> = 0V	-20		-0.4 -0.8	mA
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = 5.25V (Note 3)		4	6	mA

\* : All typical values are at  $V_{CC} = 5V$ ,  $T_a = 25^\circ\text{C}$ 


Note 2: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3: Supply current measurements should be done with Q and  $\bar{Q}$  set alternately high and T should be set low during actual measurement.SWITCHING CHARACTERISTICS ( $V_{CC} = 5V$ ,  $T_a = 25^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
		Min	Typ	Max	Min	Typ	
f <sub>max</sub>	Maximum clock frequency			30	45		MHz
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from T to Q, $\bar{Q}$	C <sub>L</sub> = 15 pF (Note 4)		8	20	ns	
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from S <sub>D</sub> to Q, $\bar{Q}$			7	20	ns	
t <sub>PLH</sub>				8	20	ns	
t <sub>PHL</sub>				7	20	ns	

DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET

Note 4. Measurement circuit



(1) The pulse generator (PG) has the following characteristics.



PRR = 1MHz,  $t_r = 6\text{ns}$ ,  $t_f > 6\text{ns}$ ,  $t_w = 500\text{ns}$ ,  
 $V_p = 3V_{p,p}$ ,  $Z_0 = 50\Omega$ .

(2)  $C_L$  includes probe and jig capacitance.

**TIMING REQUIREMENTS** ( $V_{cc} = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions			Limits	Unit
		Min	Typ	Max		
$t_w(\bar{T}_H)$	Clock input $\bar{T}$ high pulse width	20	13	-	ns	
$t_w(\bar{S}_D)$	Direct set pulse width	25	10	-	ns	
$t_r$	Clock rise time	-	650	100	ns	
$t_f$	Clock fall time	-	900	100	ns	
$t_{su}(H)$	Setup time high J, K to $\bar{T}$	20	9	-	ns	
$t_{su}(L)$	Setup time low J, K to $\bar{T}$	20	12	-	ns	
$t_h(H)$	Hold time high J, K to $\bar{T}$	0	-10	-	ns	
$t_h(L)$	Hold time low J, K to $\bar{T}$	0	-5	-	ns	

**TIMING DIAGRAM (Reference level = 1.3V)**



Note 5. The shaded areas indicate when the input is permitted to change for predictable output performance.


MITSUBISHI LSTTLs  
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D | 6249827 0013561 3

T-90-20


**TYPE 14P4 14-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 16P4 16-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 20P4 20-PIN MOLDED PLASTIC DIL**

Dimension in mm

