#### 1. INTRODUCTION

#### 1.1 DESCRIPTION

The TIM9904A four-phase clock generator/driver is a 20-pin dual-in-line package peripheral device designed for use with the Texas Instruments TMS 9900 microprocessor family and other microprocessors. The TIM9904A internal oscillator is controlled by a fundamental crystal or an external oscillator. The TIM9904A is fabricated using low-power Schottky technology and is available in both plastic and ceramic packages.

#### 1.2 KEY FEATURES

- Clock generator/driver for the TMS 9900 or other microprocessors
- MOS and TTL four-phase outputs
- Self-contained oscillator crystal-controlled
- External oscillator can be used
- Clock D-type flip-flop with Schmitt-trigger input for reset signal synchronization
- Standard 20-pin plastic and ceramic packages


#### 2. ARCHITECTURE

The TIM9904A clock generator/driver (Figure 1) comprises an oscillator, a divide-by-four counter with gating to generate four clock phases, high-level (12-volt) output drivers, low-level (5-volt) complementary output drivers, a D-type flip-flop controlled by an external signal, and a  $\phi$ 3 clock. The four high-level clock phases provide clock inputs to a TMS 9900 (or other) microprocessor. The four complementary TTL-level clocks can be used to time memory or other logic functions in a TMS 9900 computer system. The D-type flip-flop can be used, for example, to provide a reset signal to a TMS 9900, timed by  $\phi$ 3, on receipt of and input to the FFD input from power turn-on or a manual switch closure. Other applications are possible. A safety feature incorporated in the  $\phi$  outputs causes the  $\phi$  outputs to go low if an open occurs in the VCC supply common to TIM9904A and TMS 9900, thus protecting the TMS 9900.

The frequency of the internal oscillator is established by a quartz crystal. The LC circuit connected to the tank inputs selects the desired crystal frequency. An external oscillator may be used, if desired.

# 3. DEVICE OPERATION

Connected to a TMS 9900 as shown in Figure 2, the TIM9904A oscillator operates with a quartz fundamental crystal and an LC circuit connected to the tank terminal. For operation of the TMS 9900 microprocessor at 3 MHz, the frequency reference requires a fundamental frequency of 12 MHz (4 X 3 MHz). The quartz crystal used as a frequency reference should be designed for series-mode operation with a resistance between 20 and 75 ohms and capable of a minimum of 6 mW power dissipation. Typical frequency tolerance is +/— 0.005 percent. For 4 MHz operation, a 16 MHz fundamental crystal is used. For best results, the LC circuit connected across the tank terminals should be tuned to the fundamental crystal frequency. The crystal and tank circuit should be physically located as close as possible to the TIM9904A. When an internal oscillator is used, OSCIN should be connected to VCC through a resistor (4.7 kilohm nominal), and an LC tank circuit must be connected to the tank inputs.






FIGURE 2 - TIM9904A CRYSTAL-CONTROLLED OPERATION

Resistors between the TIM9904A  $\phi$ 1,  $\phi$ 2,  $\phi$ 3,  $\phi$ 4, outputs and the corresponding clock input terminals of the TMS 9900 should be 16 ohms +/-20 percent (see Figure 2). The purpose of the resistors is to minimize overshoot and undershoot. The required resistance value is dependent on circuit layout; clock signal interconnections should be as short as possible.

An external oscillator can be used by connecting the crystal terminals to  $V_{CC}$  and a 130 ohm (+/-10 percent) resistor between the tank pins. The external oscillator must have a frequency four times the desired output clock frequency with a minimum of 25 percent and a maximum of 50 percent duty cycle. (See Figure 3)

The output clocks are generated from the rising edge of the OSCIN signal such that a varying pulse width will not affect the pulse width (and duty cycle) of the  $\phi 1 - \phi 4$  outputs.




FIGURE 3 - EXTERNAL OSCILLATOR TIMING FOR USE WITH TIM9904A

The D-type flip-flop associated with TIM9904A pins FFD and FFQ provides a power-on reset and a manual reset to the TMS 9900 as shown in Figure 4. A Schmitt-trigger circuit driving the D input generates a fast-rising wave form when the input voltage rises to a specific value. At power turn-on, voltage across the 0.1  $\mu$ F capacitor in Figure 4 will rise towards V<sub>CC</sub>. This circuit provides a delay that resets the TMS 9900 at any time. The TMS 9900 HOLD signal could alternatively be actuated by FFD.

The ground terminals GND1 and GND2 are normally connected together and to system ground.




FIGURE 4 - POWER-ON RESET

# 4. DEVICE APPLICATION

#### 4.1 MODES OF OPERATION

The TIM9904A may be used in one of the following modes to provide clocking for the TMS 9900 or other microprocessor:

- Fundamental operation fundamental crystal with tank circuit
- Externally-controlled operation internal oscillator disabled; TTL input signal determines frequency.

#### 4.1.1 Fundamental Operation

If a crystal is available with a fundamental frequency four times the required frequency, the TANK1 and TANK2 inputs are connected to each other through a tank circuit as shown in Figure 5. The PRESET/OSCIN input is held at high level.




FIGURE 5 - FUNDAMENTAL FREQUENCY CRYSTAL OPERATION

# 4.1.2 Externally Controlled Operation

If a TTL signal is available with the appropriate frequency and waveform, it may be connected to the PRESET/OSCIN input of the TIM9904A with a resistor between the tank pins and connection of the crystal inputs to  $V_{CC}$ .




FIGURE 6 - EXTERNALLY-CONTROLLED OPERATION

#### 4.2 COMPONENT SELECTION

The criteria for selecting the values of the discrete components used with the TIM9904A are discussed in this section.

#### 4.2.1 Crystal

The following crystal specifications are suggested:

- Series resonant, 20-75 ohm series resistance 6 mW maximum power dissipation.
- FXTAL = 4 fcv
- For fcy = 3 MHz, specify 12 MHz fundamental.
- For fcy = 4 MHz, specify 16 MHz fundamental.
- Suggested stability: 0.005 percent from 0°C to 70°C.

# 4.2.2 Tank Circuit

The tank circuit should have a resonant frequency at the fundamental frequency of the crystal.

The resonant frequency is determined by the equation:

$$fosc = \frac{1}{2\pi \sqrt{LCT}}$$

Because the value of the capacitance is in the picofarad range, board capacitance must be considered when selecting component values for the LC tank circuit. The board capacitance (CB) will be added to the device capacitance (CD), as shown in Figure 7.




FIGURE 7 - EFFECT OF BOARD ON TANK CIRCUIT RESONANT FREQUENCY

For 16 MHz operation, the following component values may be used:

$$L = 6.8 \,\mu\text{H}$$

$$CT = 15 \,p\text{F}$$

It is recommended that when CB = CT, a 5 pF capacitor should be added for stability purposes.

For 12 MHz operation, the following component values may be used:

$$L = 3.3 \,\mu\text{H}$$
  
CT = 50 pF

### 4.2.3 Series Resistors

Resistors with values of 16 ohms +/-20 percent, should be installed between the  $\phi$ 1- $\phi$ 4 outputs of the TIM9904A and the corresponding inputs of the TMS 9900. These serve three purposes:

- Reduce overshoot and ringing
- Protect the drivers from overvoltage and undervoltage signals
- Reduce device power consumption

Connect the resistors as illustrated in Figure 8.




FIGURE 8 - SERIES MOS CLOCK RESISTORS

Be sure the resistor values chosen do not cause V<sub>IH</sub> on the  $\phi$  lines entering the TMS 9900 to fall below specifications.

#### 4.2.4 Bypass Capacitors

Bypass capacitors are needed on the  $V_{CC}$  and  $V_{DD}$  lines to filter out noise caused by the device switching. The  $V_{DD}$  line is critical; the capacitor must be physically as close to the device as possible.

# 4.2.5 $\overline{\phi}$ TTL Outputs

Care must be exercised when designing printed circuit layouts for the  $\overline{\phi}$  TTL signal. Poor layout techniques, under certain circumstances, can cause negative undershoot on high-to-low transitions on the  $\overline{\phi}$  TTL output signals. This can cause damage to MOS devices, which do not have negative substrate supplies, i.e. -5 VBB.

# 4.3 TIM 9904A TERMINAL ASSIGNMENTS

TABLE 1 - TIM9904A TERMINAL ASSIGNMENTS

SIGNATURE	PIN	1/0	DESCRIPTION		
TANK 1	1	-	Tank circuit connection		
TANK 2	2	1	Tank circuit connection		
GND 1	3		Ground reference		
FFQ	4	0	Output of D flip-flop		
FFD	5	ļ i	D-input of Schmitt-		
			triggered flip-flop		
	6	0	TTL phase 4 inverted		
	7	0	TTL phase 3 inverted		
φ3	8	0	MOS phase 3		
φ4	9	0	MOS phase 4		
GND 2	10		Ground reference		
φ2	11	0	MOS phase 2		
φ1	12	0	MOS phase 1		
VDD	13	l i	Supply voltage: 12 V nominal		
<u>σ</u> 1 ΤΤL	14	0	TTL phase 1 inverted		
φ2 TTL	15	О	TTL phase 2 inverted		
OSCOUT	16	0	Oscillator output		
OSCIN	17	1	TTL external oscillator input		
XTAL1	18	1	Crystal		
XTAL2	19	1	Crystal		
Vcc	20	<u> </u>	Supply voltage: 5 V nominal		




FIGURE 9 - CHIP PIN DESIGNATIONS

# 5. ELECTRICAL SPECIFICATIONS

# 5.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Supply voltage:	V <sub>CC</sub> (see Note 1)		7 V
	V <sub>DD</sub> (see Note 1)		13 V
Input voltage:	OSCIN		5.5 V
	FFD		−0.5 V to 7 V
Operating free-ai	r temperature range:	NL, JL	0°C to 70°C
-		NA, JA	–40°C to 85°C
Storage temperat			_65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground, Pins 3 and 10 should be connected to the same ground,


# 5.2 RECOMMENDED OPERATING CONDITIONS

PARAMETER		MIN NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75 5	5.25	٧
Supply voltage, V <sub>DD</sub>		11.4 12	12.6	V
Illand and an arrange for a	φ1, φ2, φ3, φ4		100	μΑ
High-level output current, IOH	All others		<b>-400</b>	
Low-level output current, IOL	φ1, φ2, φ3, φ4		4	mA
	All others		8	
	4 MHz	16		MHz
Internal oscillator frequency, fosc	3 MHz	12		
	4 MHz	15 25		ns
External oscillator pulse width, $t_{W(osc)}$	3 MHz	19 30		
Setup time, FFD input (with respect to falling edge of $\phi$ 3), $t_{SU}$		70		ns
Hold time, FFD input (with respect to falling edge of $\phi$ 3), th		0		ns
O	NL, JL	0	70	°C
Operating free-air temperature, TA	NA, JA	-40	85	

#### ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE 5.3 (UNLESS OTHERWISE NOTED)

High-level input voltage  Low-level input voltage  Hysteresis  Input clamp voltage  High-level output voltage	FFD OSCIN FFD  φ1, φ2, φ3, φ4 Other	V <sub>CC</sub> =4.75 V V <sub>DD</sub> =11.4 V	i <sub>1</sub> =18 mA	0.4	0.8	0.5	V V	
Hysteresis Input clamp voltage	OSCIN FFD φ1, φ2, φ3, φ4	V <sub>DD</sub> =11.4 V	i <sub>1</sub> =18 mA	0.4	0.8			
Hysteresis Input clamp voltage	FFD φ1, φ2, φ3, φ4	V <sub>DD</sub> =11.4 V	i <sub>1</sub> =18 mA	0.4	0.8	0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Input clamp voltage	φ1, φ2, φ3, φ4	V <sub>DD</sub> =11.4 V	I <sub>1</sub> =18 mA	0.4	8.0		\ \/	
Input clamp voltage		V <sub>DD</sub> =11.4 V	i <sub>j</sub> =18 mA				-	
		V <sub>DD</sub> =11.4 V				-1.5	l v	
High-level output voltage		V4 75 V	ĺ	_		-1,5	<u> </u>	
High-level output voltage	Other	V <sub>CC</sub> =4.75 V	I <sub>OH</sub> =-100 μA	$V_{DD}-2$	V <sub>DD</sub> -1,5	$V_{DD}$		
	Other	V <sub>DD</sub> =11.4 V	1 <sub>OH</sub> =400 μA	2.7	3.4		V	
	outputs	to 12.6 V		2.7	3.4		L.	
	φ1, φ2, φ3, φ4		IOL=4 mA		0.25	0.4		
Low-level output voltage	Other	V <sub>CC</sub> =4.75 V	I <sub>OL</sub> =4 mA		0.25	0.4	] ٧	
Low love output in a second	outputs	V <sub>DD</sub> =11.4 V	IOL=8 mA		0.35	0.5		
locut current at maximum		Vcc=5.25 V	V <sub>I</sub> =7 V			0,1	m	
'		L .	V <sub>1</sub> =5.5 V			0.3	] '''	
impat vortage			· · · · · · · · · · · · · · · · · · ·			20		
High-level input current							μ	
riigii-level iiipat carrent	OSCIN					60		
						-0,4		
have level input gurrent	FFD						- m	
Cow-level Input current	OSCIN					-1.6		
	All except					100		
Short circuit output current §	· ·	V <sub>CC</sub> =5.25 V		-10		-100	m	
		Vcc=5.25 V.	FFD and OSCIN		65	85	T	
Supply current from VCC	L	1 00			70	105	- m	
	<b></b>				71	95		
Supply current from V <sub>CC</sub> (3 MHz)		1 "	55		75	105	m	
			Vnn=12.6 V		73	95	T	
Supply current from V <sub>CC</sub> (4 MHz)		1 00			80	110	m.	
av) Supply current from VCC (4 Min2)			Vpp=12.6 V					
G and from M							⊣ mA	
IDD Supply from VDD	→40°C to 85°C				15	25	1	
	0°C to 70°C				40	48	→ m	
Supply current from $V_{DD}$ (3 MHz)		4 00	. 00	<b>-</b>	42	50		
		Out	Vpp=12.6 V		47	52	1	
Supply current from V <sub>DD</sub> (4 MHz)		-	. 00 . 2.0 •				60 m	
- i - i - i - i - i - i - i - i - i - i	Supply current from V <sub>CC</sub> (3 MHz) Supply current from V <sub>CC</sub> (4 MHz) Supply from V <sub>DD</sub> Supply current from V <sub>DD</sub> (3 MHz)	Outputs           Input current at maximum         FFD           input voltage         OSCIN           High-level input current         FFD           Low-level input current         FFD           OSCIN         All except           φ1, φ2, φ3, φ4         0°C to 70°C           Supply current from VCC         -40°C to 85°C           Supply current from VCC (3 MHz)         0°C to 70°C           Supply current from VCC (4 MHz)         -40°C to 85°C           Supply from VDD         -40°C to 85°C           Supply current from VDD (3 MHz)         0°C to 70°C           Supply current from VDD (3 MHz)         0°C to 70°C           -40°C to 85°C         -40°C to 85°C           0°C to 70°C         -40°C to 85°C	Low-level output voltage         Other outputs         VD=11.4 V           Input current at maximum input voltage         FFD         VCC=5.25 V           High-level input current         FFD         VCC=5.25 V           Coscin         VDD=12.6 V         VDD=12.6 V           VCC=5.25 V         VDD=12.6 V         VCC=5.25 V           VDD=12.6 V         VDD=12.6 V         VCC=5.25 V           Short circuit output current \$         All except φ1, φ2, φ3, φ4         VCC=5.25 V           Supply current from VCC         -40°C to 85°C         VCC=5.25 V           Supply current from VCC (3 MHz)         0°C to 70°C         VCC=5.25 V           Supply current from VCC (4 MHz)         0°C to 70°C         VCC=5.25 V           Supply from VDD         0°C to 70°C         VCC=5.25 V           Supply current from VDD (3 MHz)         0°C to 70°C         VCC=5.25 V           Supply current from VDD (3 MHz)         0°C to 70°C         VCC=5.25 V           FFD and OSC         VCC=5.25 V         FFD and OSC           O°C to 70°C         VCC=5.25 V         C           FFD and OSC         VCC=5.25 V         C           FFD and OSC         VCC=5.25 V         C           FFD and OSC         VCC=5.25 V         C           FFD and OSC<	Low-level output voltage         Other outputs         VD=11.4 V OD=11.4 V OD=8 mA           Input current at maximum input voltage         FFD         VCC=5.25 V VD=12.6 V VI=5.5 V           High-level input current         FFD         VCC=5.25 V VD=12.6	Low-level output voltage         Other outputs         VDD=11.4 V DD=11.4 V IQL=8 mA         IQL=8 mA           Input current at maximum input voltage         FFD         VCC=5.25 V VpD=12.6 V Vj=7 V           High-level input current         FFD         VCC=5.25 V VDD=12.6 V VD=12.6 V	Constitution of the result of the results   VDD=11.4 V   VDD=11.4 V   VDD=11.4 V   VDD=12.6 V   VI=7 V   VI=5.5 V   VI=2.7 V   VI=2.6 V   V	Content of the voltage	

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $V_{DD}$  = 12 V,  $T_A$  = 25°C. \$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Outputs  $\phi$ 1,  $\phi$ 2,  $\phi$ 3, and  $\phi$ 4 do not have short-circuit protection.




NOTE: Power-up initialization forces  $\phi$ 2 output to logic one first. This approach makes synchronization for testing easier.

FIGURE 10 – TYPICAL PHASE RELATIONSHIPS OF INPUTS AND OUTPUTS

# 5.4 SWITCHING CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		3 MHz		2	3	3,33	MHz
fout	Output frequency, any $\phi$ or $\delta$ TTL	4 MHz		2	4	4.17	IVITIZ
		3 MHz			12		MHz
f <sub>out</sub> Output frequer	Output frequency, OSCOUT	4 MHz			16		101112
		3 MHz		300	333	500	ns
$t_{C(\phi)}$	Cycle time, any $\phi$ output	4 MHz		240	250	500	<u> </u>
t <sub>r(φ)</sub>	Rise time any φ output			5		20	ns
t <sub>f</sub> (φ)	Fall time any φ output			5	9	20	ns
		3 MHz		40	60		ns
$t_{W}(\phi)$	Pulse width, any φ output high	4 MHz	Output loads:	30			
<sup>t</sup> d(φ1L-φ2H)	Delay time, $\phi 1$ low to $\phi 2$ high		$\phi$ 1, $\phi$ 3, $\phi$ 4: 150 pF to GND	0	1	5	ns
t <sub>d</sub> (φ2L-φ3H)	Delay time, φ2 low to φ3 high		$\phi$ 2: 200 pF to GND	0	1		ns
t <sub>d</sub> (φ3L-φ4H)	Delay time, φ3 low to φ4 high		Others:	0	1		ns
<sup>t</sup> d(φ4L-φ1H)	Delay time, $\phi$ 4 low to $\phi$ 1 high		$R_L = 2 k\Omega$	0	1		ns
<sup>t</sup> d(φ1H-φ2H)	Delay time, $\phi 1$ high to $\phi 2$ high		C <sub>L</sub> = 15 pF	55	63		ns
t <sub>d</sub> (φ2H-φ3H)	Delay time, $\phi 2$ high to $\phi 3$ high			55			ns
t <sub>d</sub> (φ3H-φ4H)	Delay time, φ3 high to φ4 high			55			ns
t <sub>d</sub> (φ4H-φ1H)	Delay time, $\phi4$ high to $\phi1$ high			55			ns
t <sub>d</sub> (φH-φTL)	Delay time, on high to on TTL low			-20			
t <sub>d</sub> (φL-φTH)	Delay time, φn low to φn TTL high			-20			
t <sub>d</sub> (φ3L-φH)	Delay time, $\phi3$ low to FFQ output high			-18			
t <sub>d</sub> (φ3L-φL)	Delay time, \$\phi 3\$ low to FFQ output low			-10			
td(OSOH-φL)	OSCOUT high to any $\phi$ low			15			ns
	0000117	3 MHz		18			ns
t <sub>w</sub> (OSO) Minimum OSCOUT pulse width		4 MHz		14	25	i	


 $<sup>^{\</sup>uparrow}$  All typical values are at VCC = 5 V, VDD = 12 V and TA = 25  $^{\circ}$  C.




NOTES: A. All diodes are IN916 or IN3064.

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 11 - LOAD CIRCUIT




## 5.5 SCHEMATICS OF INPUTS AND OUTPUTS




#### 6. MECHANICAL DATA

#### 6.1 PLASTIC PACKAGE



#### 6.2 CERAMIC PACKAGE



NOTES: a. All dimensions are shown in inches (and parenthetically in millimeters for reference only), Inch dimensions govern,

- b. Each pin centerline is located within 0.010 (0,26) of its true longitudinal position.
- c. This dimension does not apply for solder dipped leads.
- d. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,020 (0,50) above the seating plane.