
SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995

- 14-Bit Dynamic Range ADC and DAC
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS32011, TMS320C17, TMS32020, and TMS320C25 Digital Signal Process
- Synchronous or Asynchronous ADC and DAC Conversion Rate With Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors
- 600-Mil Wide N Package (C_L to C_L)
- 2s Complement Format
- CMOS Technology

PART NUMBER	DESCRIPTION								
TLC32040	Analog interface circuit with internal reference. Also a plug-in replacement for TLC32041.								
TLC32041	Analog interface circuit without internal reference								

description

The TLC32040 and TLC32041 are complete analog-to-digital and digital-to-analog input/ output systems, each on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass switched-capacitor output-reconstruction filter.



NU – Nonusable; no external connection should be made to these terminals.

AVAILABLE OPTIONS	
-------------------	--

	PACKA	GE
T _A	PLASTIC CHIP CARRIER (FN)	PLASTIC DIP (N)
0°C to 70°C	TLC32040CFN TLC32041CFN	TLC32040CN TLC32041CN
-40°C to 85°C		TLC32040IN TLC32041IN



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995

description (continued)

The device offers numerous combinations of master clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Typical applications for this integrated circuit include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), speech recognition/storage systems, industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS32011, TMS320C17, TMS32020, and TMS320C25 digital signal processors, are provided. Also, when the transmit and receive sections of the analog interface circuit (AIC) are operating synchronously, it can interface to two SN74299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of this integrated circuit can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A converters each have 14 bits of resolution. The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided on the TLC32040 to ease the design task and to provide complete control over the performance of this integrated circuit. The internal voltage reference is brought out to a terminal and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample and hold, which utilizes pseudo-differential circuitry.


The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter followed by a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040C and TLC32041C are characterized for operation from 0°C to 70°C, and the TLC32040I and TLC32041I are characterized for operation from –40°C to 85°C.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

functional block diagram



Terminal Functions

TERMIN	TERMINAL		DECODIDION						
NAME	NO.	1/0	DESCRIPTION						
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.						
AUX IN+	24	I	Noninverting auxiliary analog input state. This input can be switched into the bandpass filter and A/D converter path via software control. If the appropriate bit in the control register is a 1, the auxiliary inputs replace the IN+ and IN- inputs. If the bit is a 0, the IN+ and IN- inputs are used (see the AIC DX data word format section).						
AUX IN-	23	I	Inverting auxiliary analog input (see the above AUX IN + description)						
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.						
DR	5	0	DR is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.						
DX	12	I	DX is used to receive the DAC input bits and timing and control information from the TMS320. This serial transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.						
EODR	3	Ο	End of data receive. See the WORD/BYTE description and the Serial Port Timing diagrams. During the word-mode timing, EODR is a low-going pulse that occurs immediately after the 16 bits of A/D information have been transmitted from the AIC to the TMS320 serial port. EODR can be used to interrupt a microprocessor upon completion of serial communications. Also, EODR can be used to strobe and enable external serial-to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, EODR goes low after the first byte has been transmitted from the AIC to the TMS32011 or TMS320217 can use this low-going signal to differentiate between the two bytes as to which is first and which is second. EODR does not occur after secondary communication.						



SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995

			Terminal Functions (continued)
TERMIN	IAL	1/0	DECODIPTION
NAME	NO.		DESCRIPTION
EODX	11	0	End of data transmit. See the WORD/BYTE description and the Serial Port Timing diagram. During the word-mode timing, EODX is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control or register information have been transmitted from the TMS320 serial port to the AIC. EODX can be used to interrupt a microprocessor upon the completion of serial communications. Also, EODX can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, EODX goes low after the first byte has been transmitted from the TMS320 serial port to the AIC and is kept low until the second byte has been transmitted. The TMS32011 or TMS320C17 can use this low-going signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	0	Frame sync receive. In the serial transmission modes, which are described in the WORD/BYTE description, FSR is held low during bit transmission. When FSR goes low, the TMS320 serial port begins receiving bits from the AIC via DR of the AIC. The most significant DR bit is present on DR before FSR goes low. (See Serial Port Timing and Internal Timing Configuration diagrams.) FSR does not occur after secondary communication.
FSX	14	0	Frame sync transmit. When FSX goes low, the TMS320 serial port begins transmitting bits to the AIC via DX of the AIC. In all serial transmission modes, which are described in the WORD/BYTE description, FSX is held low during bit transmission (see the Serial Port Timing and Internal Timing Configuration diagrams).
IN+	26	I	Noninverting input to analog input amplifier stage
IN-	25	I	Inverting input to analog input amplifier stage
MSTR CLK	6	I	Master clock. MSTR CLK is used to derive all the key logic signals of the AIC, such as the shift clock, the switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples of the master clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT+	22	0	Noninverting output of analog output power amplifier. OUT+ can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.
OUT-	21	0	Inverting output of analog output power amplifier. OUT – is functionally identical with and complementary to OUT+.
REF	8	I/O	Internal voltage reference for the TLC32040. For the TLC32040 and TLC32041 an external voltage reference can be applied to this terminal.
RESET	2	I	Reset. A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function initiates serial communications between the AIC and DSP. The reset function initializes all AIC registers including the control register. After a negative-going pulse on $\overrightarrow{\text{RESET}}$, the AIC registers are initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock input signal. The conversion rate adjust registers, TA' and RA', are reset to 1. The control register bits are reset as follows (see AIC DX data word format section): d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1 This initialization allows normal serial-port communication to occur between AIC and DSP.
SHIFT CLK	10	0	Shift clock. SHIFT CLK is obtained by dividing the master clock signal frequency by four. SHIFT CLK is used to clock the serial data transfers of the AIC, described in the WORD/BYTE description below (see the Serial Port Timing and Internal Timing Configuration diagrams).
V _{DD}	7		Digital supply voltage, 5 V \pm 5%
V _{CC+}	20		Positive analog supply voltage, 5 V \pm 5%
V _{CC} -	19		Negative analog supply voltage, -5 V $\pm 5\%$
/			



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

Terminal Functions (continued)

TERMINAL		
NAME NO.	1/0	DESCRIPTION
	I/O	DESCRIPTION WORD/BYTE, in conjunction with a bit in the control register, is used to establish one of four serial modes. These four serial modes are described below. AC transmit and receive sections are operated asynchronously. The following description applies when the AC is configured to have asynchronous transmit and receive sections. If the appropriate data bit in the control register is a 0 (see the AIC DX data word format section), the transmit and receive sections are asynchronous. L Serial port directly interfaces with the serial port of the TMS32011 or TMS320C17 and communicates in two 8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams). 1. FSX or FSR is brought low. 2. One 8-bit byte is transmitted or one 8-bit byte is received. 3. EODX or EODR is brought high. 7. FSX or FSR is brought low. 6. EDDX or FSDR is brought high. 7. FSX or FSR is brought low. 7. FSX or FSR is brought high. 7. FSX or FSR is brought low. 2. One 6-bit word is transmitted or one 6-bit word is received. 3. EDDX or EODR motion allow-going pulse. 1. FSX or FSR is brought low. 4. EODX or EODR mits a low-going pulse. AIC transmit and receive sections are operated synchronously. 11 Thing diagrams): 1. FSX or FSR is brought low. 2. One 6-bit word is transmitted or one 16-bit word is received. 3. ESX or FSR is brought low.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

detailed description

analog input

Two sets of analog inputs are provided. Normally, the IN+ and IN– input set is used; however, the auxiliary input set, AUX IN+ and AUX IN–, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN+, IN–, AUX IN+, and AUX IN– inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D bandpass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 Hz.

The internal timing configuration and AIC DX data word format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several master clock input frequencies.

The A/D conversion rate is then attained by frequency dividing the 288-kHz bandpass switched-capacitor filter clock with the RX counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of this integrated circuit. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency dividing the 288-kHz switched-capacitor filter clock with TX counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.



asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the master clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of WORD/BYTE in the Terminal Functions table.)

D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

system frequency response correction

The (sin x)/x correction circuitry is performed in the digital processor software. The system frequency response can be corrected via DSP software to ± 0.1 -dB accuracy to band edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the (sin x)/x correction section for more details).

serial port

The serial port has four possible modes that are described in detail in the Terminal Functions table. These modes are briefly described below and in the description for WORD/BYTE in the Terminal Functions Table.

- The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020 and the TMS320C25.
- The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, or two SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS320C10, TMS32015, to any other digital signal processor, or to external FIFO circuitry.

operation of TLC32040 with internal voltage reference

The internal reference of the TLC32040 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of this integrated circuit. The internal reference is brought out to a terminal and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.

operation of TLC32040 or TLC32041 with external voltage reference

REF can be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250 µA and must be adequately protected from noise such as crosstalk from the analog input.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

reset

A reset function is provided to initiate serial communications between the AIC and DSP and allow fast, cost-effective testing during manufacturing. The reset function initializes all AIC registers, including the control register. After a negative-going pulse on RESET, the AIC is initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX data word format section).

loopback

This feature allows the user to test the circuit remotely. In loopback, OUT+ and OUT- are internally connected to IN+ and IN-. Thus, the DAC bits (d15 to d2), which are transmitted to DX, can be compared with the ADC bits (d15 to d2), which are received from DR. An ideal comparison would be that the bits on DR equal the bits on DX. However, in practice there is some difference in these bits due to the ADC and DAC output offsets.

In loopback, if IN + and N - are enabled, the external signals on IN + and IN - are ignored. If AUX IN + and AUX IN - are enabled, the external signals on these terminals are added to the OUT + and OUT - signals in loopback operation.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC DX data word format section).

explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the master clock input. The shift clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the master clock input signal frequency by four.

SCE Clock Frequency -	Master Clock Frequency
Ser Clock rrequency -	$\frac{1}{2 \times \text{Contents of Counter A}}$
Conversion Frequency =	SCF Clock Frequency Contents of Counter B
Shift Clock Frequency =	Master Clock Frequency
	4

TX counter A and TX counter B, which are driven by the master clock signal, determine the D/A conversion timing. Similarly, RX counter A and RX counter B determine the A/D conversion timing. In order for the switched-capacitor low-pass and band pass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filters must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequencies to 288 kHz. Thus, to obtain the specified filter responses, the combination of master clock frequency and TX counter A and RX counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by the TX counter B and RX counter B to establish the D/A and A/D conversion timings.

TX counter A and TX counter B are reloaded every D/A conversion period, while RX counter A and RX counter B are reloaded every A/D conversion period. The TX counter B and RX counter B are loaded with the values in the TB and RB registers, respectively. Via software control, the TX counter A can be loaded with either the TA register, the TA register less the TA' register, or the TA register plus the TA' register. By selecting the TA register less the TA' register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the master clock. By selecting the TA register plus the TA' register option, the upcoming conversion timing conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master clock. By selecting the TA register plus the signal period of the master clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX counter A can be programmed via software control with the RA register, the RA register less the RA' register, or the RA register plus the RA' register.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995


explanation of internal timing configuration (continued)

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see WORD/BYTE description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX counter A. Also, both the D/A and A/D conversion timing are derived from the TX counter A and TX counter B. When the transmit and receive sections are configured to be synchronous, the RX counter A, RX counter B, RA register, RA' register, and RB registers are not used.



SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995



SCF Clock Frequency = $\frac{\text{Master Clock Frequency}}{2 \times \text{Contents of Counter A}}$

[†] Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

[‡] These control bits are described in the AIC DX data word format section.

NOTE A: Frequency 1 (20.736 MHz) is used to show how 153.6 kHz (for commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies sre synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2 (41.472 MHz) is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

Figure 1. Internal Timing Configuration



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

AIC DR or DX word bit pattern

A/D or D/A M 1st bit sent	MSB, 1st bit sent of 2nd byte A/D or D/A LSB													
+														
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

AIC DX data word format section

d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	COMMENTS
prim	ary D	X seria	al com	munio	cation	proto	ocol									
	5 (MSI onverte			2 go to	the D	/A							\rightarrow	0	0	The TX and RX counter As are loaded with the TA and RA register values. The TX and RX counter Bs are loaded with TB and RB register values.
	5 (MSI onverte			2 go to	the D	/A							\rightarrow	0	1	The TX and RX counter As are loaded with the TA + TA' and RA + RA' register values. The TX and RX counter Bs are loaded with TB and RB register values. Bits d1 = 0 and d0 =1 cause the next D/A and A/D conversion periods to be changed by the addition of TA' and RA' master clock cycles, in which TA' and R/A' can be positive or negative or zero (refer to Table 1).
	5 (MSI onverte			2 go to	the D	/A							\rightarrow	1	0	The TX and RX counter As are loaded with the TA – TA' and RA – RA' register values. The TX and RX counter Bs are loaded with TB and RB register values. Bits $d1 = 1$ and $d0 = 0$ cause the next D/A and A/D conversion periods to be changed by the subtraction of TA' and RA' master clock cycles, in which TA' and R/A' can be positive or negative or zero (refer to Table 1).
	5 (MSI			2 go to	the D	/A							\rightarrow	1	1	The TX and RX counter As are loaded with the TA and RA register values. The TX and RX counter Bs are loaded with the TB and RB register values. After a delay of four shift clock cycles, a secondary transmission immediately follows to program the AIC to operate in the desired configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (primary communications) to the AIC initiates secondary communications upon completion of the primary communications.

Upon completion of the primary communication, FSX remains high for four SHIFT CLK cycles and then goes low and initiates the secondary communication. The timing specifications for the primary and secondary communications are identical. In this manner, the secondary communication, if initiated, is interleaved between successive primary communications. This interleaving prevents the secondary communication from interfering with the primary communications and DAC timing, thus preventing the AIC from skipping a DAC output. In the synchronous mode, FSR is not asserted during secondary communications.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

secondary DX serial communication protocol

$x \; x \; \leftarrow \text{to TA register} \to \; x \; \; x \; \; \leftarrow \text{to RA register} \to $	0	0	d13 and d6 are MSBs (unsigned binary)
$x \mid \leftarrow \text{to TA' register} \rightarrow \mid x \mid \leftarrow \text{to RA' register} \rightarrow \mid$	0	1	d14 and d7 are 2's complement sign bits
$x \mid \leftarrow \text{to TB register } \rightarrow \mid x \mid \leftarrow \text{to RB register } \rightarrow \mid$	1	0	d14 and d7 are MSBs (unsigned binary)
x x x x x x x x x d7 d6 d5 d4 d3 d2	1	1	
Control			d2 = 0/1 deletes/inserts the bandpass filter
register			d3 = 0/1 disables/enables the loopback function
			d4 = 0/1 disables/enables the AUX IN + and AUX IN – terminals
			d5 = 0/1 asynchronous/synchronous transmit receive sections
			d6 = 0/1 gain control bits (see gain control section)
			d7 = 0/1 gain control bits (see gain control section)

reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function initializes all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on RESET initializes the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184-MHz master clock input signal. The AIC, except the control register, is initialized as follows (see AIC DX data word format section):


REGISTER	INITIALIZED REGISTER VALUE (HEX)
TA	9
TA'	1
ТВ	24
RA	9
RA'	1
RB	24

The control register bits are reset as follows (see AIC DX data word format section):

d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the terminal descriptions and AIC DX word format sections).

The circuit shown below provides a reset on power up when power is applied in the sequence given under power-up sequence. The circuit depends on the power supplies reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommended that a Schottky diode with a forward voltage less than or equal to 0.4 V be connected from V_{CC-} to ANLG GND (see Figure 17). In the absence of such a diode, power should be applied in the following sequence: ANLG GND and DGTL GND, V_{CC-} , then V_{CC+} and V_{DD} . Also, no input signal should be applied until after power up.

AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

AIC register constraints

The following constraints are placed on the contents of the AIC registers:

- 1. TA register must be \geq 4 in word mode (WORD/BYTE = high).
- 2. TA register must be \geq 5 in byte mode (WORD/BYTE = low).
- 3. TA' register can be either positive, negative, or zero.
- 4. RA register must be \geq 4 in word mode (WORD/BYTE = high).
- 5. RA register must be \geq 5 in byte mode (WORD/BYTE = low).
- 6. RA' register can be either positive, negative, or zero.
- 7. (TA register \pm TA' register) must be > 1.
- 8. (RA register \pm RA' register) must be > 1.
- 9. TB register must be > 1.

Table 1. AIC Responses To Improper Conditions


IMPROPER CONDITIONS	AIC RESPONSE
TA register + TA' register = 0 or 1 TA register – TA' register = 0 or 1	Reprogram TX counter A with TA register value
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX counter A, i.e., TA register + TA' register + 40 hex is loaded into TX counter A.
RA register + RA' register = 0 or 1 RA register – RA' register = 0 or 1	Reprogram RX counter A with RA register value
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX counter A, i.e., RA register + RA' register + 40 hex is loaded into RX counter A.
TA register = 0 or 1 RA register = 0 or 1	The AIC is shut down.
TA register < 4 in word mode TA register < 5 in byte mode RA register < 4 in word mode RA register < 5 in byte mode	The AIC serial port no longer operates.
TB register = 0 or 1	Reprogram TB register with 24 hex
RB register = 0 or 1	Reprogram RB register with 24 hex
AIC and DSP cannot communicate	Hold last DAC output



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

improper operation due to conversion times being too close together


If the difference between two successive D/A conversion frame syncs is less than 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A – A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see following diagram).



 $t_2 - t_1 \ge 1/19.2 \text{ kHz}$

asynchronous operation — more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A – A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either receive conversion period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t_1 and t_2 , the receive conversion period adjustment is performed during receive conversion period A. Otherwise, the adjustment is performed during receive conversion period A. Otherwise, the adjustment is performed during receive conversion period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).






SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995


asynchronous operation - more than one receive frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A – A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the following figure. If the adjustment command is issued during transmit conversion period A, receive conversion period A is adjusted if there is sufficient time between t_1 and t_2 . Or, if there is not sufficient time between t_1 and t_2 , receive conversion period B is adjusted. Or, the receive portion of an adjustment command can be ignored if the adjustment command. For example, if adjustment commands are issued during transmit conversion periods A, B, and C, the first two commands can cause receive conversion periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored is not adjustment command.



asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX data word format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t_1 and t_2 , the TA, RA', and RB register information, which is sent during transmit conversion period A, is applied to receive conversion period A. Otherwise, this information is applied during receive conversion period B. If RA, RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period is disregarded (see diagram below).






SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

INPUT CONFIGURATIONS	CONTROL R	EGISTER BITS		A/D CONVERSION
INFOT CONFIGURATIONS	d6	d7	ANALOG INPUT [†]	RESULT
	1	1	±6 V	Full scale
Differential configuration	0	0	±ΟV	ruii scale
Analog input = $IN + - IN -$ = AUX IN + - AUX IN -	1	0	±3 V	Full scale
	0	1	±1.5 V	Full scale
	1	1	+3 V	Half scale
Single-ended configuration	0	0	±3 V	
Analog input = $IN + - ANLG GND$ = $AUX IN + - ANLG GND$	1	0	±3 V	Full scale
	0	1	±1.5 V	Full scale

⁺ In this example, V_{ref} is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.



(sin x)/x correction section

The AIC does not have $(\sin x)/x$ correction circuitry after the digital-to-analog converter. The $(\sin x)/x$ correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction adds a slight amount of group delay at the upper edge of the 300–3000-Hz band.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

(sin x)/x roll-off for a zero-order hold function

The $(\sin x)/x$ roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.


f _S (Hz)	$\begin{array}{c} 20 \log \underbrace{\sin \pi f/f_S}{\pi f/f_S} \\ (f = 3000 \text{ Hz}) \\ (dB) \end{array}$
7200	-2.64
8000	-2.11
9600	-1.44
14400	-0.63
19200	-0.35

Table 3. (sin x)/x Roll-Off

The actual AIC $(\sin x)/x$ roll-off is slightly less than the above figures, because the AIC has less than a 100% duty cycle hold interval.

correction filter

To compensate for the (sin x)/x roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

 $yi + 1 = p2(1 - p1) (u_{i + 1}) + p1 yi$

where the constant p1 determines the pole locations. The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2(1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_s) + p1^2}$$



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000-Hz and 9600-Hz sampling rates.

f (Hz)	ERROR (dB) f _S = 8000 Hz p1 = -0.14813 p2 = 0.9888	ERROR (dB) f _S = 9600 Hz p1 = -0.1307 p2 = 0.9951
300	-0.099	-0.043
600	-0.089	-0.043
900	-0.054	0
1200	-0.002	0
1500	0.041	0
1800	0.079	0.043
2100	0.100	0.043
2400	0.091	0.043
2700	-0.043	0
3000	-0.102	-0.043

Table 4. Correction Results

TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:

 $Y = k1 \times Y + k2 \times U$

where

k1 = p1 $k2 = (1 - p1) \times p2$ Y = filter stateU = next I/O sample

The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC+} (see Note 1)	
Output voltage range, V _O –0.	3 V to 15 V
Input voltage range, V ₁ 0.	3 V to 15 V
Digital ground voltage range	3 V to 15 V
Operating free-air temperature range, T _A : TLC32040C, TLC32041C	°C to 70°C
TLC32040I, TLC3204140	°C to 85°C
Storage temperature range, T _{stg} 40°	C to 125°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values for maximum ratings are with respect to V_{CC-}.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V _{CC+} (see Note 2)			4.75	5	5.25	V
Supply voltage, V _{CC} (see Note 2)			-4.75	-5	-5.25	V
Digital supply voltage, V _{DD} (see Note 2)		4.75	5	5.25	V	
Digital ground voltage with respect to ANLG GND, DGTL GND			0		V	
Reference input voltage, V _{ref(ext)} (see Note 2)		2		4	V	
High-level input voltage, VIH		2		V _{DD} +0.3	V	
Low-level input voltage, VIL (see Note 3)		-0.3		0.8	V	
Load resistance at OUT + and/or OUT -,	۲L		300			Ω
Load capacitance at OUT + and/or OUT -	, CL				100	pF
MSTR CLK frequency (see Note 4)			0.075	5	10.368	MHz
Analog input amplifier common mode input	it voltage (see Note 5)				±1.5	V
A/D or D/A conversion rate				20	kHz	
	TLC32040C, TLC32041C		0		70	°C
Operating free-air temperature, T _A	TLC32040I, TLC32041I		-40		85	-0

NOTES: 2. Voltages at analog inputs and outputs, REF, V_{CC+}, and V_{CC-}, are with respect to ANLG GND. Voltages at digital inputs and outputs and V_{DD} are with respect to DGTL GND.

3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

4. The bandpass low-pass switched-capacitor filter response specifications apply only when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

5. This range applies when (IN+ – IN–) or (AUX IN+ – AUX IN–) equals \pm 6 V.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$, $V_{CC-} = -5 V$, $V_{DD} = 5 V$ (unless otherwise noted)

total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VOH	V _{OH} High-level output voltage		$V_{DD} = 4.75 \text{ V}, I_{OH} = -300 \mu\text{A}$	2.4			V
VOL	OL Low-level output voltage		$V_{DD} = 4.75 \text{ V}, I_{OL} = 2 \text{ mA}$			0.4	V
100	Supply ourrest from Vac	TLC3204_C				35	m۸
ICC+	ICC+ Supply current from V _{CC+}	TLC3204_I				40	mA
100		TLC3204_C				-35	mA
ICC-	Supply current from V _{CC} -	TLC3204_I				-40	ША
IDD	Supply current from VDD		fMSTR CLK = 5.184 MHz			7	mA
V _{ref}	Vref Internal reference output voltage			3		3.3	V
~Vref Temperature coefficient of internal reference voltage				200		ppm/°C	
r _o	Output resistance at REF				100		kΩ

receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
	A/D converter offset error (filters bypassed)			25	65	mV
	A/D converter offset error (filters in)			25	65	mV
CMRR	Common-mode rejection ratio at IN+, IN-, or AUX IN+, AUX IN-	See Note 6		55		dB
rı	Input resistance at IN+, IN-, or AUX IN+,AUX IN-, REF			100		kΩ

transmit filter output

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Voo	Output offset voltage at OUT+, OUT–, (single-ended relative to ANLG GND)			15	75	mV
VOM	Maximum peak output voltage swing across $\rm R_L$ at OUT + or OUT –, (single ended)	$R_{L} \ge 300 \ \Omega$, Offset voltage = 0	±3			V
VOM	Maximum peak output voltage swing between ${\rm R}_L$ at OUT + and OUT –, (differential output)	R _L ≥600 Ω	±6			V

system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS		TYP†	MAX	UNIT
ttenuation of second harmonic of A/D Single ended $V_{I} = -0.5$ dB to -24 dB referred to V_{ref} ,			70		dB	
input signal	Differential	See Note 7	62	70		uБ
Attenuation of third and higher harmonics	Single ended	$V_{I} = -0.5 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		65		dB
of A/D input signal	Differential	See Note 7	57	65		uБ
Attenuation of second harmonic of D/A	Single ended	$V_{I} = -0 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		70		dB
input signal	Differential	See Note 7		70		uв
Attenuation of third and higher harmonics Single ended $V_1 = -0$ dB to -24 dB refer		$V_{I} = -0 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		65		- P
of D/A input signal	Differential	See Note 7	57	65		dB

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 6. The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.

The test condition V_I is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to V_{ref}). The load impedance for the DAC is 600 Ω.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

A/D channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS	A _V = 1 [†]		A _V = 2 [†]		$A_V = 4^{\dagger}$		UNIT
PARAMETER	(see Note 7)	MIN N	MAX	MIN	MAX	MIN	MAX	UNIT
	$V_I = -6 \text{ dB to} - 0.1 \text{ dB}$	58		>58§		>58§		
	$V_I = -12 \text{ dB to } -6 \text{ dB}$	58		58		>58§		
	$V_I = -18 \text{ dB to} - 12 \text{ dB}$	56		58		58		
	$V_I = -24 \text{ dB to} - 18 \text{ dB}$	50		56		58		
A/D channel signal-to-distortion ratio	$V_I = -30 \text{ dB to} -24 \text{ dB}$	44		50		56		dB
	$V_I = -36 \text{ dB to} -30 \text{ dB}$	38		44		50		
	$V_I = -42 \text{ dB to} -36 \text{ dB}$	32		38		44		
	$V_I = -48 \text{ dB to} -42 \text{ dB}$	26		32		38		
	$V_I = -54 \text{ dB to} - 48 \text{ dB}$	20		26		32		

D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	MIN M	АХ	UNIT
	$V_I = -6 \text{ dB to } 0 \text{ dB}$	58		
	$V_{I} = -12 \text{ dB to } -6 \text{ dB}$	58		
	$V_I = -18 \text{ dB to} - 12 \text{ dB}$	56		
	$V_I = -24 \text{ dB to} - 18 \text{ dB}$	50	50	
D/A channel signal-to-distortion ratio	$V_I = -30 \text{ dB to } -24 \text{ dB}$	44		dB
	$V_I = -36 \text{ dB to } -30 \text{ dB}$	38		
	$V_I = -42 \text{ dB to } -36 \text{ dB}$	32		
	$V_I = -48 \text{ dB to } -42 \text{ dB}$	26		
	$V_I = -54 \text{ dB to } -48 \text{ dB}$	20		

gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN TYP [‡] MAX	UNIT
Absolute transmit gain tracking error while transmitting into 600 Ω	-48-dB to 0-dB signal range, See Note 8	±0.05 ±0.15	dB
Absolute receive gain tracking error	-48-dB to 0-dB signal range, See Note 8	±0.05 ±0.15	dB
Absolute gain of the A/D channel	Signal input is a −0.5-dB, 1-kHz sinewave	0.2	dB
Absolute gain of the D/A channel	Signal input is a 0-dB, 1-kHz sinewave	-0.3	dB

power supply rejection and crosstalk attenuation

PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V _{CC+} or V _{CC-} supply voltage rejection ratio, receive channel	f = 0 to 30 kHz	Idle channel, supply signal at 200 mV p-p		30		dB
	f = 30 kHz to 50 kHz	measured at DR (ADC output)		45		uБ
V _{CC+} or V _{CC-} supply voltage rejection ratio, transmit channel	f = 0 to 30 kHz	Idle channel, supply signal at 200 mV p-p		30		dB
(single ended)	f = 30 kHz to 50 kHz	measured at OUT +		45		uВ
Crosswalk attenuation, transmit-to-receive (single ended)				80		dB

[†] A_V is the programmable gain of the input amplifier. [‡] All typical values are at $T_A = 25^{\circ}C$.

A value >58 is overrange and signal clipping occurs.

NOTES: 7. The test condition Vin is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to Vref). The load impedance for the DAC is 600 Ω.

8. Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 dB relative to V_{ref}).



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

delay distortion, SCF clock frequency = 288 kHz \pm 2%, input (IN+ – IN–) is \pm 3-V sinewave

Refer to filter response graphs for delay distortion specifications.

TLC32040 and TLC32041 bandpass filter transfer function (see curves), SCF clock frequency = 288 kHz, \pm 2%, input (IN+ – IN–) is a \pm 3-V sinewave (see Note 9)

PARAMETER	TEST CONDITIONS	FREQUENCY RANGE	MIN	МАХ	UNIT
		f = 100 Hz		-42	
	Input signal reference is 0 dB	f = 170 Hz		-25	
Filter gain, (see Note 10)		$300 \text{ Hz} \leq f \leq 3.4 \text{ kHz}$	-0.5	0.5	dB
		f=4 kHz		-16	
		f≥4.6 kHz		-58	

low-pass filter transfer function, SCF clock frequency = 288 kHz \pm 2% (see Note 9)

PARAMETER	TEST CONDITIONS	FREQUENCY RANGE	MIN	MAX	UNIT
Filter gain, (see Note 10)	Output signal reference is 0 dB	f ≤ 3.4 kHz	-0.5	0.5	
		f = 3.6 kHz		-4	dB
		f=4 kHz		-30	uБ
		f≥4.4 kHz		-58	

serial port

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage	I _{OH} = -300 μA	2.4			V
VOL	Low-level output voltage	I _{OL} = 2 mA			0.4	V
Ц	Input current				±10	μA
Ci	Input capacitance			15		pF
Co	Output capacitance			15		pF

operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$, $V_{CC-} = -5 V$, $V_{DD} = 5 V$

noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS	MIN	түр†	MAX	UNIT
Transmit noise	Single ended			200		μV rms
		DX input = 00000000000000, constant input code		300	500	μV rms
				20		dBrncO
Receive noise (see Note 11)		la suite ensue de d		300	475	μV rms
Receive hoise (see hole 11)		Inputs grounded, gain = 1		20		dBrncO

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 9. The above filter specifications are for a switched-capacitor filter clock range of 288 kHz ±2%. For switched-capacitor filter clocks at frequencies other than 288 kHz ±2%, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

10. The filter gain outside of the passband is measured with respect to the gain at 1 kHz. The filter gain within the passband is measured with respect to the average gain within the passband. The passbands are 300 to 3400 Hz and 0 to 3400 Hz for the bandpass and low-pass filters respectively.

11. The noise is reffered to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure is correspondingly reduced. The noise is computed by statistically evaluating the digital output of the A/D converter.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

timing requirements

serial port recommended input signals

		MIN	MAX	UNIT
^t c(MCLK)	Master clock cycle time	95		ns
^t r(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	42%	58%	
	RESET pulse duration (see Note 12)	800		ns
^t su(DX)	DX setup time before SCLK \downarrow	20		ns
^t h(DX)	DX hold time after SCLK \downarrow	tc(SCLK)/4		ns

serial port – AIC output signals, C_L = 30 pF for SHIFT CLK output, C_L = 15 pF for all other outputs

		MIN	түр†	MAX	UNIT
^t c(SCLK)	Shift clock (SCLK) cycle time	380			ns
^t f(SCLK)	Shift clock (SCLK) fall time		3	8	ns
^t r(SCLK)	Shift clock (SCLK) rise time		3	8	ns
	Shift clock (SCLK) duty cycle	45		55	%
^t d(CH-FL)	Delay from SCLK↑ to FSR/FSX/FSD↓		30		ns
^t d(CH-FH)	Delay from SCLK↑ to FSR/FSX/FSD↑		35	90	ns
^t d(CH-DR)	DR valid after SCLK↑			90	ns
^t d(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode			90	ns
^t d(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in word mode			90	ns
^t f(EODX)	EODX fall time		2	8	ns
^t f(EODR)	EODR fall time		2	8	ns
^t d(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode			90	ns
^t d(CH-EH)	Delay from SCLK↑ to EODX / EODR↑ in byte mode			90	ns
^t d(MH-SL)	Delay from MSTR CLK \uparrow to SCLK \downarrow		65	170	ns
^t d(MH-SH)	Delay from MSTR CLK [↑] to SCLK [↑]		65	170	ns

[†]Typical values are at $T_A = 25^{\circ}C$.

NOTE 12: RESET pulse duration is the amount of time that the reset terminal is held below 0.8 V after the power supplies have reached their recommended values.



SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995


serial port - AIC output signals

	TEST CONDITIONS	MIN	түр†	MAX	UNIT
Shift clock (SCLK) cycle time		380			ns
Shift clock (SCLK) fall time				50	ns
Shift clock (SCLK) rise time				50	ns
Shift clock (SCLK) duty cycle		45		55	%
Delay from SCLK↑ to FSR / FSX↓	C _L = 50 pF			52	ns
Delay from SCLK↑ to FSR / FSX ↑	C _L = 50 pF			52	ns
DR valid after SCLK↑				90	ns
Delay from SCLK [↑] to $\overline{\text{EODX}}/\overline{\text{EODR}}\downarrow$ in word mode				90	ns
Delay from SCLK↑ to EODX / EODR↑ in word mode				90	ns
EODX fall time				15	ns
EODR fall time				15	ns
Delay from SCLK \uparrow to $\overline{\text{EODX}}/\overline{\text{EODR}}\downarrow$ in byte mode				100	ns
Delay from SCLK↑ to EODX / EODR↑ in byte mode				100	ns
Delay from MSTR CLK \uparrow to SCLK \downarrow			65		ns
Delay from MSTR CLK↑ to SCLK↑			65		ns
	Shift clock (SCLK) fall time Shift clock (SCLK) rise time Shift clock (SCLK) duty cycle Delay from SCLK↑ to FSR/FSX↓ Delay from SCLK↑ to FSR/FSX↑ DR valid after SCLK↑ Delay from SCLK↑ to FOR/FSX↑ Delay from SCLK↑ to FOR/FOR↓ in word mode EODX fall time EODR fall time Delay from SCLK↑ to FODX/EODR↓ in byte mode Delay from SCLK↑ to FODX/EODR↓ in byte mode Delay from SCLK↑ to FODX/EODR↓ in byte mode Delay from SCLK↑ to FODX/EODR↓ in byte mode	Shift clock (SCLK) cycle timeImage: Shift clock (SCLK) fall timeShift clock (SCLK) rise timeImage: Shift clock (SCLK) duty cycleDelay from SCLK↑ to FSR/FSX↓ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FSR/FSX↑ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FSR/FSX↑ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FODX/EODR↓ in word modeImage: SCLK↑Delay from SCLK↑ to EODX/EODR↓ in word modeImage: SCLK↑Delay from SCLK↑ to EODX/EODR↑ in word modeImage: SCLK↑Delay from SCLK↑ to EODX/EODR↑ in word modeImage: SCLK↑Delay from SCLK↑ to EODX/EODR↓ in byte modeImage: SCLK↑ to EODX/EODR↓ in byte modeDelay from SCLK↑ to EODX/EODR↓ in byte modeImage: SCLK↑ to EODX/EODR↓ in byte modeDelay from SCLK↑ to EODX/EODR↓ in byte modeImage: SCLK↑ to EODX/EODR↓ in byte modeDelay from SCLK↑ to EODX/EODR↓ in byte modeImage: SCLK↑ to EODX/EODR↑ in byte modeDelay from SCLK↑ to SCLK↓Image: SCLK↓ to SCLK↓	Shift clock (SCLK) cycle time380Shift clock (SCLK) fall timeShift clock (SCLK) rise timeShift clock (SCLK) duty cycleDelay from SCLK↑ to FSR/FSX↓ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FSR/FSX↑ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FSR/FSX↑ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FODX/EODR↓ in word modeDelay from SCLK↑ to EODX/EODR↓ in word modeDelay from SCLK↑ to EODX/EODR↑ in word modeDelay from SCLK↑ to EODX/EODR↑ in word modeEODX fall timeDelay from SCLK↑ to EODX/EODR↓ in byte modeDelay from SCLK↑ to SCLK↓	Shift clock (SCLK) cycle time380Shift clock (SCLK) fall timeShift clock (SCLK) rise timeShift clock (SCLK) duty cycle45Delay from SCLK↑ to FSR/FSX↓ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FSR/FSX↑ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FSR/FSX↑ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to FODX/EODR↓ in word modeDelay from SCLK↑ to EODX/EODR↓ in word modeDelay from SCLK↑ to EODX/EODR↑ in word modeEODX fall timeDelay from SCLK↑ to EODX/EODR↓ in byte modeDelay from SCLK↑ to EODX/EODR↑ in byte modeDelay from MSTR CLK↑ to SCLK↓65	Shift clock (SCLK) cycle time380Shift clock (SCLK) fall time50Shift clock (SCLK) rise time50Shift clock (SCLK) duty cycle45Delay from SCLK↑ to $\overline{FSR}/\overline{FSX} \downarrow$ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to $\overline{FSR}/\overline{FSX} \uparrow$ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to $\overline{FSR}/\overline{FSX} \uparrow$ $C_L = 50 \text{ pF}$ Delay from SCLK↑ to $\overline{FODX}/\overline{EODR} \downarrow$ in word mode90Delay from SCLK↑ to $\overline{EODX}/\overline{EODR} \downarrow$ in word mode90Delay from SCLK↑ to $\overline{EODX}/\overline{EODR} \downarrow$ in byte mode15Delay from SCLK↑ to $\overline{EODX}/\overline{EODR} \downarrow$ in byte mode100Delay from SCLK↑ to $\overline{EODX}/\overline{EODR} \downarrow$ in byte mode100

[†] Typical values are at $T_A = 25^{\circ}C$.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995





Figure 5. TMS32010-TLC32040/TLC32041 Interface Timing



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995

TYPICAL CHARACTERISTICS




- NOTES: A. Maximum relative delay (0 Hz to 600 Hz) = $125 \,\mu s$
 - B. Maximum relative delay (600 Hz to 3000 Hz) = \pm 50 μs
 - C. Absolute delay (600 Hz to 3000 Hz) = 700 μ s
 - D. Test conditions are V_{CC+}, V_{CC}, and V_{DD} within recommended operating conditions, SCF clock f = 288 kHz \pm 2% input = \pm 3-V sinewave, and T_A = 25°C.

Figure 6



SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995




TYPICAL CHARACTERISTICS

- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = $3350 \,\mu s$
 - B. Maximum relative delay (600 Hz to 3000 Hz) = \pm 50 μs
 - C. Absolute delay (600 Hz to 3000 Hz) = 1230 μ s
 - D. Test conditions are V_{CC+}, V_{CC-}, and V_{DD} within recommended operating conditions, SCF clock f = 288 kHz \pm 2%, input = \pm 3-V sinewave, and T_A = 25°C.





SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995




TYPICAL CHARACTERISTICS

NOTE: Test conditions are V_{CC+}, V_{CC-}, V_{DD} and within recommended operating conditions set clock f = 288 kHz ±2%, and T_A = 25°C.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995


TYPICAL CHARACTERISTICS



NOTE: Test conditions are V_{CC+}, V_{CC-}, and V_{DD} within recommended operating conditions set clock f = 288 kHz ±2%, and T_A = 25°C.



SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995




APPLICATION INFORMATION

Figure 16. TMS32010-TLC32040/TLC32041 Interface Circuit




SLAS014E - SEPTEMBER 1987 - REVISED MAY 1995



APPLICATION INFORMATION

[†]Thomson Semiconductors









IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated