# Signetics

#### Microprocessor Products

#### DESCRIPTION

The Signetics SCB68172 VMEbus Controller (BUSCON) is an interface device for the VMEbus. It can be used in three different configurations: master-only, slave-only, and master/slave. The SCB68172 can be used with a processor-type interface or with a DMA controller-type interface. In all configurations, it handles the VMEbus signaling protocol in compliance with revisions B and C of the VMEbus Specification.

#### **CONFIGURATION/VERSION**

 Applications of the BUSCON are identified as follows (see figures 1 through 4):

 VERSION
 APPLICATION

 PMS
 Processor-type master/slave

 DMAC
 DMA controller-type master/ slave

 MS
 Either PMS or (DMAC)

 M
 Master-only

 S
 Slave-only

All of these applications are handled by the SCB68172, with unused pins tied to stated logic levels in some of the applications.

Figure 5 shows a functional model of the SCB68172 logic. The ASN, MASN, LBRN, BGINN, and RELSE inputs are internally synchronized to CLK before being presented to the state machine which determines the major functions of the device. The SLVN, ONBD, and VMEN signals are used directly in the state machine, although they are highly qualified to prevent metastable conditions on the state machine outputs. The BRN, BBSYN and LBGN signals are direct state machine outputs, while ASN, MASTENN, VMEENN, SLVSELN, and BGOUTN are derived from the state machine outputs plus some combinatorial qualification.

The DSI, R/WN, DTACKN, BERRN, LDTACKN, and LBERRN inputs function largely as direct combinatorial inputs. The DDIR, DTACKN, BERRN, LDTACKN, LBERRN, and (when applicable) MASN outputs are largely derived directly from these direct inputs, with some qualification from the state ma-

# SCB68172 VMEbus Controller (BUSCON)


**Objective** Specification

chine outputs. The DENN and DSENN outputs have complex multi-case logic which uses both the direct inputs and the state machine outputs.

#### FEATURES

- Master, slave, or master/slave (dual ported) applications
- Helps assure VMEbus compatibility
- · Allows for address decoding time
- Processor or DMA controller interface for master/requester
- Master/requester logic allows release on request (ROR) or release when done (RWD) operation, early or intercycle release
- Supports and exploits address lookahead





2

### ORDERING CODE

PACKAGES	$V_{CC} = 5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$
Ceramic DIP	SCB68172AC25I28
Plastic DIP	SCB68172AC25N28
Plastic LCC	SCB68172AC25A44

#### PIN DESCRIPTION

MILIONICO	PIN	NO.	TVOC	001510	NAME AND FUNCTION
MNEMONIC	DIP	PLCC	TYPE	CONFIG	NAME AND FUNCTION
CLK	16	25	1	All	Clock: User-supplied clock signal.
SLVN	14	22	<b>I</b>	S,MS	Slave: Active-low decode of the VMEbus address and address modifier line indicating that the current cycle is for this board. SLVN should not be qualified wit ASN nor VMEENN. It is first sampled on the rising clock edge after the rising edge c which ASN is first detected. It must remain valid until after the next low-going edge c DTACKN or BERRN. In a master-only application, SLVN should be pulled up to $V_{\rm C}$
ASN	20	31	1/0 1	M,MS S	Address Strobe: Direct connect to VMEbus ASN.
VMEN	11	19	<b>I</b> 	M,MS	VME Decode: Active-low decode of the master's address lines, indicating that the master's current cycle is for a slave on the VMEbus. VMEN should not be qualified with MASN nor MASTENN. It is first sampled on the rising clock edge after the one of which MASN is first detected. Thereafter, it must remain valid until MASN goes fals (high). In a slave-only configuration, VMEN should be pulled up to V <sub>CC</sub> .
LBRN	17	26	1	M,MS	Local Bus Request: Connected to the low-active bus request output of a DM controller. Typically tied to a high logic level in processor-type interfaces.
ONBD	12	20	I	MS	<b>Onboard:</b> Active-high decode of the master's address lines, indicating that th master's current cycle is for an onboard slave that is dual-ported with the VMEbu ONBD should not be qualified with MASN or MASTENN. It is first sampled on th rising clock edge after the one on which MASN is first detected. Thereafter, it mu remain valid until after MASN goes false (high). In a master-only or slave-on application, ONBD should be grounded. If a master/slave configuration does n contain "local slaves" as shown in figure 3, VMEN and ONBD should both b connected to an active-low "VME decode". A cycle between the onboard master ar a local slave (VMEN high, ONBD low) is ignored by BUSCON, and can proceed concurrently with a cycle between another VMEbus master and an onboard dua ported slave.
MASN	28	44	  /O 	M,PMS DMAC	Master's Address Strobe: RMW and Sequential VMEbus master cycles a accomplished by holding MASN low across several data strobes. If LBGN is high the end of the RESETN low time, the state of ASN is driven onto MASN whenev BUSCON does not have control of the VMEbus. In a slave-only application, MAS should be pulled up to V <sub>CC</sub> .
MASTENN	25	41	0	MS	Master Enable: In a master/slave application, the low state of this signal enables the master onto the shared bus and enables shared-bus responses back to the master MASTENN also provides the direction control for the VMEbus address transceiver
VMEENN	1	2	<sup>,</sup> O	M,MS	VME Enable: Active-low enable for the VMEbus address drivers (master-only) transceivers (master/slave).
SLVSELN	2	3	Ο	S,MS	Slave Select: Active-low select for the onboard slave resources (the shared/du ported slaves in a master/slave application). Derived from MASN and ONBD, or fro ASN and SLVN. If necessary, MASTENN and VMEENN are cycled to provide addres set-up time before SLVSELN is asserted.
BRN	23	37	0	M,MS	Bus Request: Active-low, open collector VMEbus request. Direct connect to the selected level among VMEbus BR0* – BR3*.
BGINN	27	43	1	M.MS	Bus Grant In: Direct connect to the selected level among VMEbus BG0IN* - BG3IN

### SCB68172

#### **PIN DESCRIPTION (Continued)**

MNEMONIC	INEMONIC PIN NO.		TYPE	CONFIG	NAME AND FUNCTION	
	DIP	PLCC				
BGOUTN	26	42	0	M,MS	Bus Grant Out: Direct connect to the selected level among VMEbus BG00UT*-BG30UT*.	
BBSYN	24	38	0	M,MS	Bus Busy: Active-low, open collector direct connect to VMEbus BBSY*.	
LBGN	4	5	1/0	M,MS	Local Bus Grant: Active-low, open collector. Can be connected to the bus grant inpu of a DMA controller. Asserted when LBRN is low and the BUSCON has control of the VMEbus. Grounded, or driven low during RESET, to prevent the ASN state bein driven onto MASN when the BUSCON is not in control of the VMEbus.	
RELSE	10	16	1	M,MS	Release: Active-high signal indicating that the onboard logic wants to release control of the VMEbus. In DMA controller applications, the BGACKN output of the DMAC should be connected to (or positive-logic ANDed into) this signal.	
DTACKN	19	30	1/O O	M,MS S	Data Transfer Acknowledge: Active-low, open collector. Direct connect to VMEbus DTACK*.	
BERRN	22	35	1/O O	M,MS S	Bus Error: Active-low, open collector. Direct connect to VMEbus BERR*.	
LDTACKN	7	11	0, 1/0 I	M, MS S	Local DTACK: Act ive-low, open collector. Output to onboard master and/or input from onboard slave.	
LBERRN	6	9	0, 1/0 1	M, MS S	Local Bus Error: Onboard active-low, open collector. Output to onboard master and/ or input from onboard slave.	
DSI	3	4	1	All	Data Strobe: The high-active or of the onboard data strobes, which may be from the onboard master or VMEbus master.	
DSENN	5	8	0	M,MS	Data Strobe Enable: Low-active, used to enable the onboard data strobes onto the VMEbus.	
R/WN	13	21	1	All	Read/Write: Onboard R/W signal from the onboard master or VMEbus master.	
DDIR	15	24	0	All	Data Direction Control: Direction control for VMEbus data transceivers. A high level indicates the ''onboard-to-VMEbus'' direction.	
DENN	9	15	0	All	Data Enable: Low-active enable for VMEbus data transceivers.	
RESETN	18	27	i	All	RESET: Low-active reset. Clears BUSCON logic.	
V <sub>CC</sub>	8	13	1	All	Power Supply: +5 volts.	
GND	21	33	1	All	Ground: 0V reference.	

#### ADDRESS DECODING

Both the VMEbus and current high-speed processors provide short address-to-strobe set-up times, such that with all but the most simple decode schemes, designers must provide for delaying the strobe until decoder outputs have become valid. However, BUS-CON operates as a finite-state machine and must synchronize address strobes and other inputs before it can act on them. The BUS-CON design allows this synchronization time to be overlapped with address decoding.

In general, most BUSCON inputs do not have critical timing parameters. Exceptions are the three address decode signals. Figure 6 shows a somewhat simplified model of the VMEbus slave selection logic in the SCB68172. The ASN signal is qualified and sampled by flip-flops A and B on each rising edge of CLK. Flip-flop C is set when ASN is high between cycles, and cleared by a falling edge on DTACKN or BERRN. On the rising edge of CLK after flip-flop B samples ASN low, if C is still set and SLVN is low, flip-flop D is set, indicating slave selection. (In reality, there are more terms in the logic to set D.) Once D is set, it remains set until flip-flop A samples ASN high and a similar circuit (not shown) samples DSI low.


Since SLVN is a direct input to flip-flop D, it must meet a set-up time to the clock after ASN is sampled low. Viewed asynchronously, SLVN should be valid slightly less than one clock period after ASN goes low, through shortly after DTACKN goes low.


The onboard logic driven by MASN, VMEN, and ONBD is similar but not as complex. Neither flip-flop C nor a data-strobe-related signal are used, and there are separate flipflops corresponding to D for each of the VMEN and ONBD signals. VMEN and ONBD should be valid slightly less than one clock period after MASN goes low, through shortly after MASN goes high. Because ASN and MASN are used directly to clear the corresponding "flip-flop B", their minimum high times are relatively short. However, for consecutive cycles, the inactive time of "flip-flop D" (and signals derived from it) will be at least two clock periods because of the feedback path from "D" to "B".

#### **VMEbus ARBITRATION**

BUSCON begins VMEbus arbitration by driving BRN low if MASN, VMEN and ONBD indicate a VMEbus cycle (or if LBRN goes low) and the BUSCON does not have control of the bus.


After driving BRN, BUSCON waits for the BGINN input which is connected to the selected one among the four VMEbus arbitration levels. (During this time it can of course respond to cycles from other VMEbus masters.) When it receives BGINN low while holding BRN low, it drives BBSYN low and thereafter releases BRN. (If it receives









2





January 1986

# VMEbus Controller (BUSCON)



BGINN low at any other time, it drives

BGOUTN low and continues to do so until

Once BUSCON has driven BBSYN low, it

waits for any current VMEbus cycle to com-

plete as evidenced by ASN high. Then it

begins to drive ASN (initially high) and drives

VMEENN low to enable the address out onto

If the BRN was initiated by MASN, BUSCON

then waits two clock periods for address set-

up time before driving ASN low. If the bus

acquisition was initiated by LBRN, it waits for

BUSCON will release the BBSYN signal on a

rising clock edge at which all of the following

It is at least three clock periods after the

edge on which BBSYN was asserted, and

Any prior master's cycle has completed

and VMEENN has been driven low, and

The BGINN input was high on the last

It is not the clock edge at which BUSCON

It is not the clock edge at which BUSCON

7. LBRN was high on the last rising clock

If BBSYN is released while BUSCON is not

driving ASN low, then VMEENN goes high

when BBSYN is released, to release the

VMEbus. Otherwise, VMEENN goes high

RELSE is provided to allow user determina-

tion of the method of VMEbus release. The

BGACKN output of a DMA controller can be

connected to (or included in) this signal to

allow the device to control how long it keeps

the bus. The OR of the VMEbus requests can

be connected to (or included in) this signal for

release on request (ROR) operation. If

RELSE is connected to a constant logic high.

BUSCON will release the bus as soon as

possible, i.e. during the first bus cycle.

VMEbus MASTER OPERATION

When the BUSCON has VMEbus control,

VMEbus cycles indicated on MASN and

VMEN produce ASN low on the VMEbus.

DDIR and DENN control the VMEbus data

transceivers. DDIR reflects the R/WN line.

In a write operation, DENN is driven low to

drive data onto the VMEbus whenever the

BUSCON has control of the VMEbus, R/WN

is low, and the previous VMEbus slave has

released DTACKN and BERRN to high. (The

DTACKN/BERRN requirement does not ap-

ply to subsequent cycles among consecutive

4. The RELSE input was high on the last

BGINN goes high.)

the VMEbus.

MASN.

1.

2.

3

5

6

edae.

conditions are met:

rising clock edge, and

rising clock edge, and

asserts ASN, and

withdraws ASN, and

shortly before ASN goes high.

# VMEbus Controller (BUSCON)

writes, if R/WN is maintained continuously low.) DSENN is then driven low when DENN has been low for more than a clock period, and DTACKN and BERRN are high, but not before ASN is driven low. DSENN goes high after DSI goes low or MASN goes high, whichever occurs first. DENN goes high after R/WN goes high, or with VMEENN going high, whichever occurs first.

In a read operation (R/WN is high), DENN goes low to drive data in from the VMEbus after ONBD and VMEN have been sampled, DSI is high, and MASTENN is low. DSENN goes low after DSI, DTACKN, and BERRN are all high, but not before ASN goes low. DSENN and DENN go high after DSI goes low or MASN goes high, whichever occurs first.

DTACKN and BERRN are inputs and drive LDTACKN and LBERRN as outputs. LDTACKN and LBERRN are released when the onboard master makes DSI low. If the VMEbus slave continues to hold DTACKN or BERRN low thereafter, DSENN, LDTACKN and LBERRN are inhibited for the next cycle until the response is released.

MASTENN and VMEENN are kept low while the BUSCON has VMEbus control. The MASto-AS delay thus provides automatic addressset-up time for subsequent VMEbus cycles.

The need to transceive the data strobes in a master/slave application, plus qualify the onboard master's strobes with DSENN for output, can be accomplished in several ways as shown in figure 7.

#### MASTER/SLAVE SWITCHING

BUSCON includes arbitration and switching logic between VMEbus slave cycles and onboard master cycles (to a shared onboard slave or the VMEbus). The logic remains in its previous direction until forced to switch by another cycle. This provides minimum overhead for slave-only or master-only operation, and for consecutive cycles from the same master.

If a master cycle to a shared slave occurs, or BGINN arrives when requesting the VMEbus, after a slave cycle with another VMEbus master, VMEENN goes high to disable the address from the VMEbus. On the next clock edge, MASTENN goes low to enable the master's address back out onto the onboard bus.

For a VMEbus master cycle, if the current VMEbus cycle is also over, VMEENN then goes low to enable the address out onto the VMEbus.

For a master cycle to a shared slave, SLVSELN goes low one clock period after MASTENN goes low, or if the master direction is continuing, after ONBD is sampled high. SLVSELN goes high shortly after MASN goes high. DTACKN and BERRN are isolated from LDTACKN and LBERRN. DSENN is kept high. DENN is kept high except in a write cycle when BUSCON has VMEbus control. =

If an onboard master cycle and VMEbus slave cycle both arrive for the shared slaves within the same clock period, the previous direction of the master/slave switch is retained.

#### VMEbus SLAVE OPERATION

If a VMEbus slave cycle occurs after a master cycle, or while BUSCON is requesting the VMEbus, MASTENN goes high, and on the subsequent clock VMEENN goes low to enable the VMEbus address and control signals onto the board.

SLVSELN goes low one clock period after VMEENN goes low, to signal the shared slave(s) that a cycle is occurring. If the slave mode is continuing, SLVSELN goes low after SLVN is sampled low. SLVSELN goes high shortly after ASN goes high.

DDIR reflects R/WN (in the opposite sense from master operation). LDTACKN and LBERRN are inputs and drive DTACKN and BERRN as outputs.

In write operations, DENN is driven low (to enable data in) whenever R/WN is low and LDTACKN and LBERRN are high. When switching between master and slave operation with R/WN low, DENN sequences like VMEENN.

In read operations, DENN is driven low (to enable data out) after SLVN has been sampled low, and while R/WN and DSI are both high.

#### SLAVE-ONLY USE

This is the simplest application of the BUS-CON. However, handling of board-selection logic from a simple VMEbus address decode, plus driving and sequencing of DTACKN and BERRN, can save VMEbus designers cost and board space even in this application.

#### SLAVE DESIGN

In the MS and S configurations, slaves operate off the data strobes and SLVSELN rather than address and data strobes. It should be noted that SLVSELN will typically go low after the data strobes go low. Data should not be written nor placed on the data lines until SLVSELN goes low.

# 68000 DUAL-PORTED OPERATION

BUSCON is ideal for use on a VMEbus board containing a 68000 processor. The obvious approach to dual-porting memory and other slaves, on a board with a 68000, is to use the BRN input of the 68000 to suspend processor operation while another master accesses the onboard slave. This works fine except when the processor has already started a cycle for the VMEbus. This latter coincidence threatens a "deadlock" situation and requires that the processor be "rolled back" off the board's shared bus so that the other master's cycle can occur first. The 68000 has a feature which can be used for this; assertion of both its BERRN and HALTN inputs cause it to suspend operation and retry the cycle when the inputs are released.

The BUSCON does not use these features because there is a flaw in the retry logic. The retry logic does not function during an indivisible RMW sequence (TAS instruction), even in the read cycle. Instead, the assertion of BERRN and HALTN causes an actual bus

error exception. It is believed that there is no reliable and general programming solution to the problem of finding the start of the TAS instruction for restart. With 6801x processors, the situation is better because the TAS can be restarted. In any case BUSCON elects to isolate the processor with a few more packages rather than adding complexity to the error-handling software because of dualported design.


#### DMA USE

The BUSCON can be used for VMEbus boards which contain a DMA controller but no processor. Such DMA applications are always master/slave due to the need to program the DMA controller from the VMEbus. There are two operational features of the SCB68172 that are intended for use with DMA controllers. First, the LBRN input can be used to request control of the VMEbus directly, rather than waiting for MASN low and VMEN low as in a processor application. Second, the SCB68172 samples the state of the LBGN pin when RESETN is low. If LBGN is low at the end of RESETN, MASN is used as an input only. If LBGN is high (at the end of the RESETN pulse), the BUSCON thereafter drives the state of VMEbus ASN onto MASN whenever it does not have control of the VMEbus.

For 68000 family DMA controllers, MASN is connected directly to the controller's address strobe pin. The VMEbus ASN-to-MASN feature satisfies the requirement of some DMA controllers that ASN be low on cycles which program them, and also serves to delay the activity of a controller which gets an LBGN response during the last VMEbus cycle by another master.

When LBRN is sampled low, if the BUSCON has retained VMEbus control from previous DMA activity, it continues to retain control for the duration of LBRN being low, and drives LBGN low on the next clock.

Otherwise, it drives VMEbus BRN low on the next clock. When BGINN is sampled low, BBSYN is driven low on the next clock. LBGN is driven low on the same clock as BBSYN if VMEbus ASN is high. If ASN is low, LBGN is



2

### VMEbus Controller (BUSCON)

driven low one clock after BBSYN, except when ASN low and BGINN are both sampled low for the first time in the same clock period and the VMEbus cycle addresses this board – in this last case, LBGN is driven low two clocks after BBSYN. In either of the last two cases, VMEbus ASN low makes MASN low before LBGN goes low, which keeps the DMA controller from starting until the current VMEbus cycle is over.

Note that the local bus request/grant logic and ASN-to-MASN drive feature are separate capabilities, either or both of which can be used in applications not involving a DMA controller. However, note also that when the state of the ASN is driven onto MASN, this is done without conditioning by the state of the master-slave switch. This means MASN can go low before MASTENN and VMEENN have been cycled to bring the VMEbus address onto the board. (The low state of SLVSELN indicates that the VMEbus address is valid on the board.)

DMA applications are always considered master/slave due to the need to program the DMA controller. The BUSCON assumes that it must always have VMEbus control before answering an LBRN with LBGN. If this is not desired, i.e., if the DMA controller will sometimes be programmed to do onboard transfers solely and the designer wishes to optimize for this case, then a processor-type interface should be used, and isolation devices and additional onboard logic are required.

#### INTERRUPT HANDLING

When a processor handles interrupts from onboard sources and from the VMEbus, the design must include logic to decide whether an interrupt acknowledge cycle is an onboard or offboard cycle. This logic is quite different from the address decoding logic used to make this decision on other cycles.

Performance can be maximized if the interrupt logic can provide ONBD and VMEN within the specified time after MASN goes low, or if the signals can be made to meet their specified set-up and hold times for CLK. In this case ONBD and VMEN need be selected between the IACK and non-IACK sources. Otherwise (i.e., if the interrupt logic presents these signals slowly and asynchronously), MASN must also be selected between the IACK and non-IACK sources.

#### MASTER BLOCK TRANSFER

The block transfer feature of the VMEbus allows considerable performance improvement for transferring a block of consecutive memory locations. The BUSCON can be used for block transfer operations in the master role.

Master block transfers are applicable to cache subsystems or block transfer on processor boards, and to DMAC-type designs. The only requirements for master block transfers operation with the BUSCON are that external logic must place a block transfer address modifier (AM) code on the VMEbus, and then hold MASN low across a number of data strobes. (Note that a long block transfer can compromise the operation of other VMEbus masters. One strategy to avoid such problems could be to do a minimum of 4 or 8 transfers without interruption, and then switch to release on request (ROR) operation.)

A sample circuit for master block transfers is shown in figure 8. Here, a block transfer is triggered whenever the DMAC accesses a certain range of addresses. The SEQ signal could of course be generated in other ways.

#### SLAVE BLOCK TRANSFERS

VMEbus slaves that are capable of block transfers latch the bus address into a set of counters on the leading edge of ASN, and then increment the address for each data transfer. The SCB68172 can be used on such slave boards in accordance with revision C of the VMEbus specification.

The revision C specification introduces a limitation on block transfers, namely that a master is not allowed to continue a block transfer across a 256-byte boundary. This limitation has a number of advantages, including reducing the number of counter devices needed on slave boards, allowing straightforward use of page or static column modes on dynamic memories, providing periodic windows in a long block transfer in which higher-priority masters can gain bus control, and (effectively) preventing a block transfer from crossing from one slave board to another.

It is this last advantage that is of particular importance for the SCB68172. It means that VMEbus slaves can make a positive selection-decision after ASN goes low, and this decision will remain valid for the duration of the cycle even if it is a block transfer cycle.

In a block transfer which selects an SCB68172-based slave board, SLVSELN remains low through the block, until ASN goes high. The onboard slave logic then uses the data strobes to define each data transfer.


The data strobe and acknowledge signals are handled in a high- speed combinatorial fashion by the SCB68172 in both the master and slave roles. Block transfers are inherently faster on the VMEbus because the address need be passed and decoded only once, and because the slave can look ahead (pipeline) subsequent transfers in a block read cycle. With the SCB68172, this inherent speed advantage is augmented by the advantage of combinatorial over sequential (arbitrated) logic.

#### TRI-STATE ENABLE SWITCHING (MASTENN, VMEENN, DENN)

As a result of speed optimization of master/ slave switching, some parts used in PMS applications may exhibit short high-going transients on MASTENN, VMEENN, and/or DENN, if requests for access to the shared slave(s) arrive closely in time from both the onboard master and the VMEbus master. These transients should pose no problem as long as the signals are used as intended (i.e., as tristate enables). The following points apply:


- A transient will occur only when SLVSELN has been high for at least one clock period, and at least one clock period before a subsequent low on SLVSELN.
- 2. A transient will occur only if the current master/slave direction is maintained.
- 3. Low-going transients (which could cause tristate conflicts) do not occur.
- Commonly such transients will be eliminated by external capacitance, and/or rejected by receivers on other parts. In any case the logic levels on signals controlled by these enable signals should not be affected.
- 5. Edge-sensitive use of these signals is inadvisable in a PMS application.

### SCB68172



#### **TEST CONDITIONS**

Unless otherwise noted, the following timing parameters are based on loading as follows:



SIGNALS	R <sub>PU</sub>	R <sub>PD</sub>	CL
ASN, BRN, BBSYN, DTACKN, BERRN LDTACKN, LBERRN, LBGN, BGOUTN, VMEENN, SLVSELN, DSENN, DENN,	150	235	300
DDIR	2K	N/A	15
MASTENN	280	N/A	45
MASN	180	1K	45

January 1986

#### ABSOLUTE MAXIMUM RATINGS1

PARAMETER	RATING	UNIT
Supply voltage	-0.5 to +7.0	V
Input voltage	-0.5 to +5.5	V
Operating temperature range <sup>2</sup>	0 to +70	°C
Storage temperature	- 65 to + 150	°C

### DC ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = 5.0V± 5%, T<sub>A</sub> = 0°C to +70°C<sup>3,4</sup>

		TEST	Lin	IITS	
	PARAMETER	CONDITIONS	Min	Max	UNIT
DSI, ON I <sub>IL</sub> I <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	BD, SLVN, VMEN, LBRN, RELSE, RESETN Input low current Input high current Input low voltage Input high voltage	$V_{\rm IN} = 0.4V$ $V_{\rm IN} = 2.7V$	2.0	- 400 20 0.8	μΑ μΑ V V
I <sub>IL</sub> I <sub>IH</sub> V <sub>TH +</sub> V <sub>TH -</sub>	ASN, BGINN, DTACKN, BERRN, LDTACKN, LBERRN Input low current Input high current High-going threshold voltage Low-going threshold voltage / <sub>7H-</sub> Hysteresis	$V_{IN} = 0.4V$ $V_{IN} = 2.7V$	1 0.8 0.2	- 400 20 1.65 1.15	μΑ μΑ > >
R/WN, C I <sub>IL</sub> I <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	CLK Input low current Input high current Input low voltage Input high voltage	$V_{\rm IN} = 0.4V$ $V_{\rm IN} = 2.7V$	2.0	- 800 40 0.8	μΑ μΑ V V
	I, VMEENN, SLVSELN, DSENN, DENN, DDIR rent totem pole) Output low voltage Output high voltage	$I_{OL} = 8mA,$ $V_{CC} = 4.75V$ $I_{OH} = -0.4mA,$	2.7	0.5	v v
los	Short-circuit output current	$V_{CC} = 4.75V$ $V_{OUT} = 0V$	-15	-100	mA
MASTEN V <sub>OL</sub> V <sub>OH</sub> V <sub>OH</sub>	IN (high current totem pole) Output low voltage Output high voltage Output high voltage	$\begin{array}{c} I_{OL} = 24 m A, \\ V_{CC} = 4.75 V \\ I_{OH} = -2.6 m A, \\ V_{CC} = 4.75 V \\ I_{OH} = -1 m A, \\ V_{CC} = 4.75 V \end{array}$	2.4 2.7	0.5	v v v
los	Short-circuit output current	$V_{OUT} = 0V$	-40	-100	mA
MASN (I V <sub>OL</sub> V <sub>OH</sub>	ow current tristate) Output low voltage Output high voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = 4.75V I <sub>OH</sub> = -0.4mA,	2.7	0.5	v v
I <sub>OS</sub> I <sub>OZL</sub> I <sub>OZH</sub>	Short-circuit output current Three-state-off leakage current, low level Three-state-off leakage current, high level	$V_{CC} = 4.75V$ $V_{OUT} = 0V$ $V = 0.4V$ $V = 2.7V$	-15	-100 -21 20	mA μA μA
<b>ASN (hi</b> g V <sub>OL</sub>	gh current tristate) Output low voltage	$I_{OL} = 64mA,$ $V_{CC} = 4.75V$		0.5	v
V <sub>OH</sub>	Output high voltage Output high voltage	$I_{OH} = -7.8 \text{mA},$ $V_{CC} = 4.75 \text{V}$ $I_{OH} = -3 \text{mA},$	2.4 2.7		v v
V <sub>OH</sub> I <sub>OS</sub> I <sub>OZL</sub> I <sub>OZH</sub>	Output high voltage Short-circuit output current Three-state-off leakage current, low level Three-state-off leakage current, high level	$V_{CC} = -3MA,$ $V_{CC} = 4.75V$ $V_{OUT} = 0V$ V = 0.4V V = 2.7V	-120	-300 -60 60	mA μA μA

### SCB68172

#### DC ELECTRICAL CHARACTERISTICS (Continued)

		TEST	LIN	NTS	
	PARAMETER	CONDITIONS	Min	MITS Max 0.5 100 0.4 0.5 60 250 160	UNIT
LDTACKN V <sub>OL</sub>	N, LBERRN, LBGN (low current open collector) Output low voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = 4.75V		0.5	V
I <sub>OH</sub>	Output leakage current	V = 5.5V		100	μA
DTACKN, V <sub>OL</sub>	BERRN, BRN, BBSYN (high current open collector) Output low voltage	I <sub>OL</sub> = 40mA, V <sub>CC</sub> = min		0.4	v
V <sub>OL</sub>	Output low voltage	$I_{OL} = 70$ mA, $V_{CC} = min$		0.5	<b>V</b>
lон loн	Output leakage current Output leakage current	V = 2.7V V = 5.5V			μΑ μΑ
Icc	V <sub>CC</sub> Supply current	V <sub>CC</sub> = max		160	mA

NOTES:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or at any other conditions other than those indicated in the Electrical Characteristics section of this data sheet is not implied.

2. For operating at elevated temperatures, the device must be derated based on +150°C maximum junction temperature.

3. Parameters are valid over specified temperature range.

4. All voltage measurements are referenced to ground (V<sub>SS</sub>). For testing, all signals swing between 0.4V and 2.4V with a transition time of 10ns maximum. All time measurements are referenced at input voltages of 0.8V and 2.0V as appropriate.

#### AC ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = $5.0V\pm 5\%$ , T<sub>A</sub> = 0°C to +70°C<sup>3,4</sup>

	SIGURE		TENTATIV	E LIMITS		
NO.	FIGURE	CHARACTERISTIC	Min	Max	UNIT	NOTES
Cloc	k and general parameters					
1 2 3	9 - 18, 20 9 - 18, 20 9 - 18, 20 9 - 18, 20	CLK cycle time (clk) CLK low time CLK high time	55 25 20		ns ns ns	
Asyr	nchronous input set-up time to	CLK high				
4 5 6 7 8 9 10 11 12	9, 10, 11, 12, 13, 18, 20 9, 10, 11, 13 9, 10, 11, 12, 13, 20 11, 17, 18 9, 10, 13 18 13, 16, 20 14, 15 11, 12, 13	ASN, MASN low ASN, MASN high SLVN, VMEN low SLVN, VMEN high ONBD low ONBD high LBRN, RELSE, BGINN low LBRN, RELSE, BGINN high DSI low (end of slave cycle)	15 14 22 20 22 25 9 11 16		ns ns ns ns ns ns ns ns ns	556665555
Asyr	nchronous input hold time from	n CLK high				,
13 14 15		ASN, MASN, DSI ONBD, VMEN LBRN, RELSE, BGINN	0 0 2		ns ns ns	7 8 7
Prop	pagation, CLK high to:					
16 17 18 19 20	16 20 13, 16, 20 13, 20	BGOUTN low LBGN low LBGN high BBSYN, BRN low BBSYN, BRN high ( $C_L = 50$ ) ( $C_l = 300$ )	12 12 16 17 20 40	27 30 41 37 47 68	ns ns ns ns ns ns	
21 22 23 24	9, 10, 13 9, 10 11, 12, 13, 18, 20 13, 18, 20	ASN low ASN high SLVSELN, VMEENN low MASTENN low	15 13 14 15	37 31 35 38	ns ns ns ns	
Misc	ellaneous					
25 26 27 28 29	16 16 9, 11 9, 12	RESETN width low BGINN low to BGOUTN low BGINN high to BGOUTN high R/WN high to DSI high (start of read cycle) DSI low to RWN low (end of read cycle)	6clk clk+10 3 10 10	2clk+35 10	ns ns ns ns ns	9

#### Signetics Microprocessor Products

# VMEbus Controller (BUSCON)

# SCB68172

Objective Specification

### AC ELECTRICAL CHARACTERISTICS (Continued)

NO.	FIGURE	CHARACTERISTIC	TENTATI	VE LIMITS	UNIT	NOTES
NU.	FIGUNE		Min	Max		NOTES
Add	ress decoding					
30	11, 12, 13, 20	ASN low to SLVN valid		clk-5	ns	
31	9, 10, 13, 18	MASN low to VMEN valid		clk-5	ns	}
32	9, 10, 13, 18	MASN low to ONBD valid		clk-7	ns	1
33 34	17 9. 10	SLVN high after DTACKN low VMEN, ONBD valid after MASN high	14 6		ns ns	
35	9, 10	MASN high	15		ns	10
36	9, 10, 11	DSI low	20	1	ns	
37	11	ASN high	20		ns	10
VME	bus acquisition			/		1
38	13	MASN low to BRN low	clk+15	2clk+45	ns	11
38A	13, 20	ASN low to BGINN low (early release by oth- er master)	10		ns	
39	13, 20	BGINN low to BBSYN low	clk+15	2clk+45	ns	
40	13, 20	BBSYN low to BRN high	clk	clk+50	ns	1
41	13	BGINN low to VMEENN low, DENN low	clk+12	2clk+40	ns	12
42	13	(write) ASN high to VMEENN low, DENN low (write)	11	31	ns	12,13
43	13	VMEENN low to ASN low	2clk-10	2clk+15	ns	14
IЗA	13, 16, 20	BBSYN or BGOUTN low to BGINN high	10	1	ns	
VME	bus master cycles					
44	9, 10	ASN high (successive VMEbus master cycles)	2clk-15		ns	14
45	9, 10	MASN low to ASN low (subsequent cycle re- taining VMEbus control)	clk+13	2clk+45	ns	14
46	9, 10	ASN low to DSEN low	- 4	5	ns	17, 18
47	10, 13	R/WN low to DDIR high	6	15	ns	,
48	10, 13	DDIR high to DENN low (write)	2	7	ns	15
49	10	DTACKN and BERRN high to DENN low	7	21	ns	15
50	10	(write, 1st bus cycle or preceded by read)	-11	0.11.10		1 47
50	10	DENN low to DSENN low (write)	clk+10	2clk+40	ns	17
51 52	9, 11, 13 9	R/WN high to DDIR low DDIR low to DENN low (read)	6 5	16	ns ns	16
52	9	DSI high to DENN low (read)	8	18	ns	16
54	9	DSI high to DSENN low (read)	8	18	ns	18
55	9, 10	DTACKN and BERRN high to DSENN low	6	19	ns	17, 18
56	9, 10	DTACKN or BERRN low to LDTACKN or	6	17	ns	,
	a 10	LBERRN low		1		
57	9, 10	LDTACKN or LBERRN low to DSI low or MASN high	0		ns	
58	9, 10	DSI low to DSENN high	7	16	ns	19
59	9, 10	MASN high to DSENN high	13	28	ns	
60	10	R/WN high to DSENN high (after a write)	5	14	ns	20
61	9, 10	MASN high to ASN high (unless early re- lease)	clk+11	2clk+38	ns	
62	9	MASN high to DENN high (read)	13	28	ns	21
63	9	DSI low to DENN high (read)	7	16	ns	21
64	10	R/WN high to DENN high (write)	5	14	ns	22
65	9, 10	DSENN high to LDTACKN and LBERRN high	7	24	ns	23
66	9, 10	DTACKN and BERRN high to LDTACKN and LBERRN high	7	23	ns	23
VME	bus release			1		I
67	14	BBSYN low	2clk		ns	1
68	14, 15	BGINN high to BBSYN high	clk+18	2clk+70	ns	24
69	14, 15	RELSE high to BBSYN high	clk+20	2clk+72	ns	24
70	14	ASN low to BBSYN high (early release)	clk-25		ns	
71 72	14	MASN high to VMEENN high (early release) MASN high to DENN high (early release,	8 8	20 20	ns ns	
		write)				
73	14	DENN (write) and VMEENN high to ASN high (early release)	5	15	ns	
74	14	ASN high to ASN released (early release)	5	20	ns	
75	15	ASN high to BBSYN high (intercycle release)	clk-10		ns	
76	15	DENN (write) and VMEENN high to BBSYN	5	30	ns	1
77	14 15	high (intercycle release)	0		-	1
11	14, 15	BBSYN high to RELSE low	U		ns	1

#### Signetics Microprocessor Products

# VMEbus Controller (BUSCON)

### SCB68172

### AC ELECTRICAL CHARACTERISTICS (Continued)

			TENTATI	/E LIMITS		NOTES
NO.	FIGURE	CHARACTERISTIC	Min	Max	UNIT	NOTES
Mas	ter to slave switching				1.1	•
78	11, 13, 20	(External) ASN low to MASTENN high	10	28	ns	25
79	11, 13, 20	SLVN Low to MASTENN high	7	17	ns	25
80	11	SLVSELN high to MASTENN high	7		ns	25
81	11, 20	MASTENN high to VMEENN low	14	clk+36	ns	
81A	11, 13	VMEENN low to DDIR change	-5	+5	ns	
82	11, 13, 20	VMEENN low to SLVSELN low	clk-11	clk-5	ns	26
VME	bus slave cycles					
83	12	SLVSELN high (successive slave cycles)	2clk-5		ns	26
84	12	ASN low to SLVSELN low (already in slave state)	clk+12	2clk+40	ns	26
85	12, 13	R/WN low to DDIR low	6	14	ns	
				14		07
86	12, 13	DDIR low to DENN low (write)	5		ns	27
87	12	LDTACKN and LBERRN high to DENN low (write)	/	20	ns	27
88	10 10		5	14		1
	12, 13	R/WN high to DDIR high	2	7	ns	00
89	11	DDIR high to DENN low (read)			ns	28
90	11	ASN low to DENN low (read)	clk+20	2clk+47	ns	28
91	11	DSI high to DENN low (read)	6	16	ns	28
92	11, 12, 13, 18	SLVSELN low and DSI high to LDTACKN or LBERRN low	0		ns	29
93	11, 12, 13, 18	LDTACKN or LBERRN low to DTACKN or BERRN low	10	20	ns	
94	12, 13	LDTACKN or LBERRN low to DENN high	9	22	ns	
94A	11, 12, 13, 18	(write) DTACKN or BERRN low to DSI low or ASN	0		ns	
		high	-			
95	11	DSI low to DENN high (read)	7	16	ns	{
96	11, 12, 18, 20	ASN high to SLVSELN high	13	28	ns	1
97	11, 12, 13	DSI low to DTACKN and BERRN high				
		$(C_{L} = 50)$ $(C_{L} = 300)$	17	37	ns	
		$(C_{L} = 300)$	37	60	ns	
98	11, 12, 13, 20	DSI low to LDTACKN and LBERRN high	0	35	ns	30, 32
99	11, 12	LDTACKN and LBERRN high to (next) DSI	0		ns	30
01		high				
	e to master switching		10	-11.1.47		
100	18	MASN low to VMEENN, DENN (VMEbus slave write) high	18	clk+47	ns	31
101	18	ONBD high to VMEENN, DENN (VMEbus	· 8	24	ns	31
102		slave write) high VMEN low to VMEENN, DENN (VMEbus slave	18	21	ns	31
102		write) high	10	21	115	51
103	13, 18, 20	SLVŚELN high to VMEENN, DENN (VMEbus slave write) high	0		ns	31
104	13, 20	DSI low (selected) to VMEENN, DENN (VME- bus slave write) high	14	clk+40	ns	31
105	13, 18, 20	VMEENN high to MASTENN low	24	clk+20	ns	1
105	13, 10, 20	MASTENN low to VMEENN low, DENN low	24			1015
107	13, 20	(write, if next cycle on VMEbus)	3		ns	12,15
108	18	MASTENN low to SLVSELN low (if next cycle on board)	clk–13	clk	ns	33
Onh	oard cycles			L		
	· · · · · · · · · · · · · · · · · · ·					<u> </u>
109	18	SLVSELN high (successive onboard cycles)	3clk+4		ns	33
110	18	MASN low to SLVSELN low (MASTENN al-	clk+17	2clk+42	ns	33
110						
11	18	ready low) MASN high to SLVSELN high	12	26		

2-404

### SCB68172

#### AC ELECTRICAL CHARACTERISTICS (Continued)

	FIGURE		TENTATI	E LIMITS		NOTEO			
NO.	FIGURE	CHARACTERISTIC	Min	Max	UNIT	NOTES			
DMA	DMAC-Type operation								
112	19	BBSYN high to MASN active ( $C_L = 50$ ) ( $C_L = 300$ )	0 -25	5 -15	ns ns	34 34			
113 114 115	19 19 19	ASN high to MASN active ASN low to MASN low	13 10	40 25 16	ns ns	34			
116 117	19 19	ASN high to MASN high ASN high to MASN released LBGN low to MASN released	6 12 5	32 12	ns ns ns	35 35			
118 119 120	20	LBRN low to BRN low (if BBSYN released) LBRN low to LBGN low BGINN low to LBGN low (ASN high)	clk+15 clk+10 clk+15	2clk+45 2clk+37 2clk+45	ns ns ns	36			
121 122	20 20	(ASN low) MASN low (output) to LBGN low LBGN low to LBRN high	2clk+15 2clk+12 0	3clk+45	ns ns ns				
123 124	20 14, 15	LBRN high to LBGN high LBRN high to BBSYN high ( $C_L = 50$ ) ( $C_1 = 300$ )	clk+14 clk+18 clk+35	2clk+48 2clk+55 2clk+75	ns ns ns	37 24 24			
125 126	20 20	ASN high to LBGN high (selected) DSI low to LBGN high (selected)	2clk+35 2clk+18 2clk+20	3clk+50 3clk+52	ns ns	37 37 37			

NOTES:

5. These set-up times guarantee recognition at a rising edge of CLK, but the device will operate correctly if they are not met. If the asynchronous input is changed between the set-up and hold times, the new state of the input may be recognized at this clock or the following clock.

6. These set-up times are required on the rising edge of CLK following the one on which ASN or MASN is first recognized low. If parameters 30, 31, and 32 are met, these parameters are automatically guaranteed.

7. These hold times guarantee (continued) recognition of the signal state at a rising edge of CLK, but the device will operate correctly if they are not met. 8. These hold times are required on the rising edge of CLK preceding the one on which MASN is first recognized high. Parameter 34 provides a more straightforward requirement which quarantees these times.

9.This parameter applies after  $V_{CC}$  and the clock signal are both within the specified limits.

10. These minimum times are to guarantee recognition. Operation will be limited by 44, 83, and 109 if the strobe is high for less than 2clk.

11.BRN is driven low, and this acquisition sequence applies, only if BBSYN is high.

12.VMEENN is driven low only when 41, 42, and 107 have been met.

13.Applies to ASN of VMEbus cycle which does not select this board as a slave.

14.ASN goes low when 43, 44, and 45 are met. 44 is not applicable on the first cycle after acquiring the VMEbus.

15.In a write operation, DENN goes low when 41, 42, 48, 49, and 107 are met. 49 does not apply for subsequent cycles in a series of writes if R/WN is held low throughout.

16.In a read operation, DENN goes low when 52 and 53 are met.

17.In a write operation, DSENN goes low when 46, 50, and 55 are met. 55 is significant only for subsequent cycles in a series of writes with R/WN held low throughout.

18.In a read operation, DSENN goes low when 46, 54, and 55 are met.

19.DSENN goes high when either 58 or 59 is met.

20.Applies only if R/WN remains low after a write cycle, so that DSENN goes low again.

21.In a read operation, DENN goes high when either 63 or 64 is met.

22.In a write operation, DENN goes high when either 64 or 71 is met.

23.LDTACKN and LBERRN go high when either 65 or 66 is met.

24.BBSYN is always released in response to BGINN, RELSE, and LBRN all high. However, if this condition is detected during a clock period in which the decision to change ASN is made, the release of BBSYN is delayed one clock period so that 70 or 75 is met.

25.MASTENN goes high when 78, 79, and 80 are all met.

26.SLVSELN goes low when 82, 83, and 84 (as applicable) are met.

27.In a write operation, DENN goes low when 86 and 87 are met.

28.In a read operation, DENN goes low when 89, 90, and 91 are met.

29.The onboard slave(s) should wait for both SLVSELN and DSI before driving a response.

30.Since BUSCON itself terminates DTACKN and BERRN when DSI goes low, the onboard slaves must meet this requirement to assure that a "lingering" LDTACKN or LBERRN is not presented as DTACKN or BERRN when the next DSI occurs. 99 is the real requirement – 98 max is derived from it, plus the 40nsec minimum high time of VMEbus data strobes and an allowance for receiver skew.

31.VMEENN goes high only when 100, (101 or 102), 103, and 104 are met. 104 applies only if a VMEbus slave cycle (with this board) is ending. 32.The onboard slave(s) must meet this requirement so that the local response is not inadvertantly presented to the onboard master.


33.SLVSELN goes low when 108, 109, and 110 (as applicable) are met.


34.MASN is driven out of Hi-Z state only when 112 and 113 are met.


35.MASN is released to Hi-Z state only when 116 and 117 are met.


36.The max figure applies only if BUSCON has kept VMEbus control (i.e., if BBSYN is low).


37.LBGN goes high only when 123, 125, and 126 are met, but 125 and 126 apply only if a VMEbus slave cycle (with this board) is in progress.













### SCB68172



.






Figure 16. Passing a Bus Grant, Including Earliest Possible Bus Request Thereafter

